

Series IP330 Industrial I/O Pack 16-Bit High Density Analog Input Module

USER'S MANUAL

ACROMAG INCORPORATED

30765 South Wixom Road P.O. BOX 437

Wixom, MI 48393-7037 U.S.A.

Tel: (248) 624-1541 Fax: (248) 624-9234

Copyright 1995, Acromag, Inc., Printed in the USA. Data and specifications are subject to change without notice.

8500-485-G00L009

The information contained in this manual is subject to change without notice. Acromag, Inc. makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Further, Acromag, Inc. assumes no responsibility for any errors that may appear in this manual and makes no commitment to update, or keep current, the information contained in this manual. No part of this manual may be copied or reproduced in any form, without the prior written consent of Acromag, Inc.

| Tab | le of Contents | Pag |
|-----|---|----------|
| 1.0 | GENERAL INFORMATION | 2 |
| | KEY IP330 FEATURES | 2 |
| | INDUSTRIAL I/O PACK INTERFACE FEATURES | 3 |
| | SIGNAL INTERFACE PRODUCTS | 3 |
| | INDUSTRIAL I/O PACK SOFTWARE LIBRARY | 4 |
| 2.0 | PREPARATION FOR USE | 4 |
| | UNPACKING AND INSPECTION | 4 |
| | CARD CAGE CONSIDERATIONS | 4 |
| | BOARD CONFIGURATION | 4 |
| | Default Hardware Jumper Configuration | 5 |
| | Analog Input Range Hardware Jumper Configuration | 5 |
| | Power Supply Hardware Jumper Configuration | 5 |
| | Software Configuration | 5 |
| | CONNECTORS | 5 |
| | IP Field I/O Connector (P2) | 5 |
| | Analog Inputs: Noise and Grounding Considerations | 6 |
| | External Trigger Input/Output | 6 |
| | IP Logic Interface Connector (P1) | 6 |
| 3.0 | PROGRAMMING INFORMATION | 6 |
| | IP IDENTIFICATION PROM | 6 |
| | I/O SPACE ADDRESS MAPS | 7 |
| | Control Register | 8 |
| | Analog I/P Ranges & Corresponding Digital O/P Codes | 8 |
| | Interrupt Vector Register | 9 |
| | Timer Prescaler Register | 9 |
| | Conversion Timer Register | 9 |
| | Start Channel Value Register | 9 |
| | End Channel Value Register | 9 |
| | New Data Register | 10 |
| | Missed Data Register | 10 |
| | Start Convert Register | 10 |
| | Gain Select Registers | 11 |
| | Mail Box Buffer | 11 |
| | MODES OF OPERATION | 11 |
| | Uniform Continuous-Mode | 11 |
| | Uniform Single-Mode | 12 |
| | Burst Continuous-Mode | 12 |
| | Burst Single-Mode | 12 |
| | Convert On External Trigger Only Mode | 12 |
| | PROGRAMMING CONSIDERATIONS | 13 |
| | Use of Calibration Signals | 13 |
| | Calibration Programming Example 1 | 14 |
| | Calibration Programming Example 2 | 15 |
| | Programming Interrupts | 17 |
| 4.0 | THEORY OF OPERATION | 17 |
| | FIELD ANALOG INPUTSLOGIC/POWER INTERFACE | 17 |
| | IP INTERFACE LOGIC | 18 |
| | | 18 |
| | IP330 CONTROL LOGICINTERNAL CHANNEL POINTERS | 18 |
| | EXTERNAL TRIGGER | 18 |
| | TIMED PERIODIC TRIGGER CIRCUIT | 19 19 |
| | INTERRUPT CONTROL LOGIC | 19 |
| 5.0 | SERVICE AND REPAIR | 19 |
| 5.0 | SERVICE AND REPAIR ASSISTANCE | 19 |
| | PRELIMINARY SERVICE PROCEDURE | 19 |
| | I INCLIMINATED SERVICE PROCEDURE | 19 |

| 6.0 | SPECIFICATIONS | 20 20 20 21 |
|-----|-------------------------------------|----------------------|
| | APPENDIX | 21 |
| | CABLE: MODEL 5025-551 | 21 |
| | Recommended APC8600 Shieled Cable | 21 |
| | TERMINATION PANEL: MODEL 5025-552 | 22 |
| | TERMINATION PANEL: MODEL 5029-910 | 22 |
| | TRANSITION MODULE: MODEL TRANS-GP | 22 |
| | DRAWINGS | Page |
| | 4501-434 IP MECHANICAL ASSEMBLY | 23 |
| | 4501-590 IP330 JUMPER LOCATION | 24 |
| | 4501-591 ANALOG INPUT CONNECTION | 25 |
| | 4501-592 IP330 BLOCK DIAGRAM | 26 |
| | 4501-463 CABLE 5025-551 (SHIELDED) | 27 |
| | 4501-464 TERMINATION PANEL 5025-552 | 28 |
| | 4501-465 TRANSITION MODULE TRANS-GP | 28 |

IMPORTANT SAFETY CONSIDERATIONS

It is very important for the user to consider the possible adverse effects of power, wiring, component, sensor, or software failures in designing any type of control or monitoring system. This is especially important where economic property loss or human life is involved. It is important that the user employ satisfactory overall system design. It is agreed between the Buyer and Acromag, that this is the Buyer's responsibility.

1.0 GENERAL INFORMATION

The Industrial I/O Pack (IP) Series IP330 module is a precision 16-bit, high density, single size IP, with the capability to monitor 16 differential or 32 single-ended analog input channels. The IP330 utilizes state of the art Surface Mounted Technology (SMT) to achieve its high channel density. Four units may be mounted on a carrier board to provide up to 64 differential or 128 single-ended analog input channels per 6U-VMEbus system slot or ISA bus (PC/AT) system slot. The IP330 offers a variety of features which make it an ideal choice for many industrial and scientific applications as described below.

| Model | Operating Temperature Range |
|--------|-----------------------------|
| IP330 | 0 to 70°C |
| IP330E | -40 to 85°C |

KEY IP330 FEATURES

- A/D 16-Bit Resolution 16-bit capacitor-based successive approximation Analog to Digital Converter (ADC) with integral sample and hold and reference.
- 8µsec Conversion Time A maximum conversion rate of 125KHz is supported. Maximum recommended conversion rate for specified accuracies is 67KHz.
- High Density Monitors up to 16 differential or 32 singleended analog inputs (acquisition mode and channels are selected via programmable control registers).
- Individual Channel Mail Box Two storage buffer registers are available for each of the 16 differential channels. If configured for 32 single-ended channels, one storage buffer register is available for each of the 32 channels.

- Interrupt Upon Conversion Complete Mode May be programmed to interrupt upon completion of conversion for each individual channel or upon completion of conversion of the group of all scanned channels.
- Programmable Control of Channel Scanning Scan all channels or a subset of the channels to allow an overall higher sample rate. The channels digitized include all sequential channels beginning with a specified start-channel value and ending with a specified end-channel value.
- User Programmable Interval Timer Controls the delay between each channel converted when Uniform-Continuous or Single Scan modes are selected. If Burst-Continuous is selected, the Interval Timer controls the delay after a group of channels are converted before conversion is initiated on the group again. Supports a minimum interval of 8µsec and a maximum interval of 2.09 seconds.
- Uniform Continuous Scanning Mode All channels selected for scanning are continually digitized in a round robin fashion with the interval between conversions controlled by the programmed interval timer. The results of each conversion are stored in the channel's corresponding mail box buffer.
 Scanning is initiated by a software or external trigger.
 Scanning is stopped by software control.
- Burst Continuous Scanning Mode All selected input scan channels are sequentially digitized at a 67KHz conversion rate (15μ second conversion time). At the end of a programmed interval time a new conversion of all channels is re-initiated. The conversion results are stored in each channel's mail box buffer. This mode can be used as a pseudo-simultaneous sampling mode for low to medium speed applications requiring simultaneous channel acquisition. For example, if four channels are selected then they could be pseudo-simultaneously converted every 60μ seconds (each of the channels actually takes 15μ seconds). This is repeated in bursts determined by the programmed interval time. The scan is initiated by a software or external trigger. Scanning is stopped by software control.
- Uniform Single Cycle Scan Mode All channels selected for scanning are digitized once with the idle time between each channel conversion controlled by the programmed interval timer. The scan is initiated by a software or external trigger.
- Burst Single Cycle Scan Mode All channels selected for scanning are digitized once at a 66.7KHz conversion rate (15µsec/Channel). The scan is initiated by a software or external trigger.
- External Trigger Scan Mode A single channel is digitized with each external trigger. Successive channels are digitized in sequential order with each new external trigger. This mode allows synchronization of conversions with external events that are often asynchronous.
- External Trigger Output The external trigger is assigned to a field I/O line. This external trigger may be configured as an output signal to provide a means to synchronize other IP330's or devices to a single IP330's on board timer reference.
- User Programmable Gain Amplifier Provides independently software controlled gains (1, 2, 4, and 8V/V) for each of the 16 differential or 32 single-ended channels.
- Precision On Board Calibration Voltages Calibration autozero and autospan precision voltages are available to permit host computer correction of conversion errors. Trimmed calibration voltages include: 0V (local analog ground), 4.9V, 2.45V, 1.225V, and 0.6125V.
- Hardware DIP Switch For Selection of A/D Ranges Both bipolar (±5V, ±10V) and unipolar (0 to 5V and 0 to 10V) ranges

- are available. Selected range applies to all channels and cannot be individually selected on a per channel basis.
- New Data Register This register can be polled, to indicate
 when new digitized data is available in the mail box. A set bit
 indicates a new digitized data value is available in the bit's
 corresponding mail box register. Register bits are cleared upon
 read of their corresponding mail box register or start of a new
 scan cycle.
- Missed Data Register A set bit in the Missed Data register indicates that the last digitized value was not read by the host computer quickly enough and has been overwritten by a new conversion. The Missed Data register has a bit corresponding to each of the 16 differential or 32 single-ended channels. Each Missed Data register bit is cleared by a read of its corresponding mail box data value or start of a new scan cycle.
- User Programmable Data Output Format Software control provides selection of straight binary or binary two's complement data output format.
- Hardware Jumpers For Selection of Internal or External Supply - Hardware jumper provide a means to select internal ±12 volts or external ±15 volt supplies. External supplies are required when using inputs exceeding ±8.5 volts.
- Fault Protected Input Channels Analog input overvoltage protection from -35 V to +55 V is provided in the event of power loss or power off.

INDUSTRIAL I/O PACK INTERFACE FEATURES

- High density Single-size, industry standard, IP module footprint. Four units mounted on a carrier board provide up to 64 differential or 128 single-ended channels in a single system slot. Both VMEbus and ISA bus (PC/AT) carriers are supported.
- Local ID Each IP module has its own 8-bit ID signature which can be read via access to the ID space.
- 16-bit and 8-bit I/O Port register Read/Write is performed through data transfer cycles in the IP module I/O space.
- High Speed Access times for all data transfer cycles are
 described in terms of "wait" states 1 wait state is required for
 reading and writing all control registers and ID values. Interrupt
 select cycles also require 1 wait state for reading the interrupt
 vector. Read of the Mail Box buffers typically requires 1 wait
 state but, to avoid contention with an ongoing memory write
 cycle, could require from 1 to 6 wait states (see Specifications
 section for detailed information).

SIGNAL INTERFACE PRODUCTS

(See Appendix for more information on compatible products)

This IP module will mate directly to any industry standard IP carrier board. Acromag's AVME9630/9660 3U/6U non-intelligent VMEbus carrier boards and Acromag's APC8600 ISA bus (PC/AT) carrier board are supported. A wide range of other Acromag IP modules are also available to serve your signal conditioning and interface needs.

The cables and termination panels, described in the following paragraphs, are also available. For optimum performance with the 16-bit IP330 analog input module, use of the shortest possible length of shielded input cable is recommended.

Cables

Model 5025-551-X (Shielded Cable): A Flat 50-pin cable with female connectors at both ends for connecting AVME9630/9660, or other compatible carrier boards, to Model 5025-552 termination panels. The "-X" suffix of the model number is used to indicate the length in feet. The shielded cable is highly recommended for optimum performance with the IP330 analog input module.

A shielded cable for the APC8600 ISA bus carrier is not available directly from Acromag but is strongly recommended. The cable is used to mate the high-density (25mil pitch) 50-pin I/O connectors of the APC8600 carrier board to the high-density connectors on the APC8600 Termination Panel. The following vendors' shielded ribbon cable and connector part number information is provided to facilitate construction of your own shielded cables.

Connector: The connector is a 50-pin, high-density (25mil pitch), female receptacle header (T&B Ansley Part 311-050302 or equivalent). The connector mates to the male connector (T&B Ansley Part 311-050072E or equivalent) on the APC8600 carrier board at one end of the cable and the APC8600 termination panel at the other end of the cable.

Cable: 50-wire flat ribbon cable, 30 gage, Shielded (T&B/Ansley Part 188-050 or equivalent).

Termination Panels:

Model 5025-552: A DIN-rail mountable panel that provides 50 screw terminals for universal field I/O termination. Connects to Acromag AVME9630/9660, or other compatible carrier boards, via flat 50-pin ribbon cable (Model 5025-551-X).

Model 5029-910 APC8600 High-Density-to-Screw-Terminal Termination Panel: This panel converts the high-density ribbon-cable connectors coming from the APC8600 carrier board to screw terminals, for direct-wired interfaces.

Transition Module:

Model TRANS-GP: This module repeats field I/O connections of IP modules A through D for rear exit from a VMEbus card cage. It is available for use in card cages which provide rear exit for I/O connections via transition modules (transition modules can only be used in card cages specifically designed for them). It is a double-height (6U), single-slot module with front panel hardware adhering to the VMEbus mechanical dimensions, except for shorter printed circuit board depth. It connects to Acromag Termination Panel 5025-552 from the rear of the card cage, and to AVME9630/9660 boards within the card cage, via flat 50-pin ribbon cable (cable Model 5025-551-X).

INDUSTRIAL I/O PACK SOFTWARE LIBRARY

Acromag provides an Industrial I/O Pack Software Library diskette (Model IPSW-LIB-M03, MSDOS format) to simplify communication with the board. Example software functions are provided for both VMEbus and ISA bus (PC/AT) applications. All functions are written in the "C" programming language and can be linked to your application. For more details, refer to the "README.TXT" file in the root directory on the diskette and the "INFO330.TXT" file in the appropriate "IP330" subdirectory off of "VMEIP" or "PCIP", according to your carrier.

2.0 PREPARATION FOR USE

UNPACKING AND INSPECTION

Upon receipt of this product, Inspect the shipping carton for evidence of mishandling during transit. If the shipping carton is badly damaged or water stained, request that the carrier's agent be present when the carton is opened. If the carrier's agent is absent when the carton is opened and the contents of the carton are damaged, keep the carton and packing material for the agent's inspection.

For repairs to a product damaged in shipment, refer to the Acromag Service Policy to obtain return instructions. It is suggested that salvageable shipping cartons and packing material be saved for

future use in the event the product must be shipped.



This board is physically protected with packing material and electrically protected with an anti-static bag during shipment. However, it is recommended that the board be visually inspected for evidence of mishandling prior to applying power.

The board utilizes static sensitive components and should only be handled at a static-safe workstation.

CARD CAGE CONSIDERATIONS

Refer to the specifications for loading and power requirements. Be sure that the system power supplies are able to accommodate the power requirements of the carrier board, plus the installed IP modules, within the voltage tolerances specified.

IMPORTANT: Adequate air circulation must be provided to prevent a temperature rise above the maximum operating temperature.

The dense packing of the IP modules to the carrier board restricts air flow within the card cage and is cause for concern. Adequate air circulation must be provided to prevent a temperature rise above the maximum operating temperature and to prolong the life of the electronics. If the installation is in an industrial environment and the board is exposed to environmental air, careful consideration should be given to air-filtering.

BOARD CONFIGURATION

The board may be configured differently, depending on the application. All possible DIP switch and jumper settings will be discussed in the following sections. The DIP switch and jumper locations are shown in Drawing 4501-590.

Remove power from the board when configuring hardware jumpers, installing IP modules, cables, termination panels, and field wiring. Refer to Mechanical Assembly Drawing 4501-434 and the following paragraphs for configuration and assembly instructions.

Default Hardware Jumper Configuration

When the board is shipped from the factory, it is configured as follows:

- Analog input range is configured for a bipolar input with a 10 volt span (i.e. an ADC input range of -5 to +5 Volts).
- Internal +12 and -12 Volt power supplies are used (sourced from P1 connector).
- The default programmable software control register bits at power-up are described in section 3. The control registers must be programmed to the desired gain, mode, and channel configuration before starting ADC analog input acquisition.

Analog Input Range Hardware Jumper Configuration

The ADC input range is programmed via hardware DIP switch. The DIP switch controls the input voltage span and the selection of unipolar or bipolar input ranges. The configuration of the DIP switch for the different ranges is shown in the following table. A switch selected as "ON" would be positioned to the side of the DIP labeled "ON". The DIP switch location is shown in Drawing 4501-590.

Table 2.1: Analog Input Range Selections/DIP Switch Settings

| Desired ADC Input Range* (VDC) | Required Input Span (Volts) | Required Input Type | Switch Settings ON | Switch Settings OFF |
|--------------------------------------|-----------------------------------|---------------------------|--------------------------|---------------------------|
| -5 to +5 | 10 | Bipolar | 1,3,4,9 | 2,5,6,7,8 |
| -10 to +10** | 20 | Bipolar | 2,5,6,9 | 1,3,4,7,8 |
| 0 to +5 | 5 | Unipolar | 1,3,5,8 | 2,4,6,7,9 |
| 0 to +10** | 10 | Unipolar | 1,3,4,7 | 2,5,6,8,9 |

Assuming a gain of 1.

Power Supply Hardware Jumper Configuration

The selection of internal or external analog power supplies is accomplished via hardware jumpers J1 and J2. J1 (J2) controls the selection of either the internal +12 (-12) Volt supply sourced from P1 connector, or the external +15 (-15) Volt supply sourced from the P2 connector. The configuration of the jumpers for the different supplies is shown in Table 2.2. "IN" means that the pins are shorted together with a shorting clip. "OUT" means that the clip has been removed. The jumper locations are shown in Drawing 4501-590.

Table 2.2: Power Supply Selections (Pins of J1 and J2)

| Table 2:2: I ower capply delections (I ins of of and oz) | | | | |
|--|-------|-------|-------|-------|
| Power Supply | J1 | J1 | J2 | J2 |
| Selection* | (1&2) | (2&3) | (1&2) | (2&3) |
| ±12 Volt (Internal, P1) | OUT | IN | OUT | IN |
| +15 Volt (External, P2) | IN | OUT | IN | OUT |

^{*} Internal and external supplies should not be mixed (e.g. do not use +12 Volts with -15 Volts).

Software Configuration

Software configurable control registers are provided for control of external trigger mode, data output format, acquisition mode, timer control, interrupt mode, convert channel(s) selection, and channel gain selection. No hardware jumpers are required for control of these functions. These control registers must also be configured as desired before starting ADC analog input acquisition. Refer to section 3 for programming details.

CONNECTORS

IP Field I/O Connector (P2)

P2 provides the field I/O interface connections for mating IP modules to the carrier board. P2 is a 50-pin female receptacle header (AMP 173279-3 or equivalent) which mates to the male connector of the carrier board (AMP 173280-3 or equivalent). This provides excellent connection integrity and utilizes gold-plating in the mating area. Threaded metric M2 screws and spacers are supplied with the module to provide additional stability for harsh environments (see Mechanical Assembly Drawing 4501-434). The field and logic side connectors are keyed to avoid incorrect assembly.

P2 pin assignments are unique to each IP model (see Table 2.3) and normally correspond to the pin numbers of the field I/O interface connector on the carrier board (you should verify this for your carrier board). When reading Table 2.3 note that channel designations are abbreviated to save space. For example, single ended channel 0 is abbreviated as "S00"; the +input for differential channel 0 is abbreviated as "D00+". Both of these labels are attached to pin 1, but only one is active for a particular installation (i.e. if your inputs are applied differentially, which is recommended for the lowest noise and best accuracy, follow the differential channel labeling for each channel's + and - input leads).

Table 2.3: IP330 Field I/O Pin Connections (P2)

| Pin Description | Number | Pin Description | Number |
|-----------------|--------|-----------------|--------|
| S00,D00+ | 1 | S24,D08- | 26 |
| S16,D00- | 2 | COMMON | 27 |
| COMMON | 3 | S09,D09+ | 28 |
| S01,D01+ | 4 | S25,D09- | 29 |
| S17,D01- | 5 | COMMON | 30 |
| COMMON | 6 | S10,D10+ | 31 |
| S02,D02+ | 7 | S26,D10- | 32 |
| S18,D02- | 8 | COMMON | 33 |
| COMMON | 9 | S11,D11+ | 34 |
| S03,D03+ | 10 | S27,D11- | 35 |
| S19,D03- | 11 | COMMON | 36 |
| COMMON | 12 | S12,D12+ | 37 |
| S04,D04+ | 13 | S28,D12- | 38 |
| S20,D04- | 14 | COMMON | 39 |
| COMMON | 15 | S13,D13+ | 40 |
| S05,D05+ | 16 | S29,D13- | 41 |
| S21,D05- | 17 | SENSE | 42 |
| COMMON | 18 | S14,D14+ | 43 |
| S06,D06+ | 19 | S30,D14- | 44 |
| S22,D06- | 20 | +15 VOLTS | 45 |
| COMMON | 21 | S15,D15+ | 46 |
| S07,D07+ | 22 | S31,D15- | 47 |
| S23,D07- | 23 | -15 VOLTS | 48 |
| COMMON | 24 | EXT TRIGGER* | 49 |
| S08,D08+ | 25 | SHIELD | 50 |

^{*} Indicates that the signal is active low.

^{**} These ranges can only be achieved with ±15V external power supplies. The input ranges will be clipped if ±12V supplies are used, typically to ±8.5 V maximum inputs.

Analog Inputs: Noise and Grounding Considerations

Differential inputs require two leads (+ and -) per channel, and provide rejection of common mode voltages. This allows the desired signal to be accurately measured. However, the signal being measured cannot be floating--it must be referenced to analog common on the IP module and be within the normal input voltage range.

Differential inputs are the best choice when the input channels are sourced from different locations having slightly different ground references and when minimizing noise and maximizing accuracy are key concerns. See Drawing 4501-591 for analog input connections for differential and single-ended inputs. Shielded cable of the shortest length possible is also strongly recommended.

Single-ended inputs only require a single lead (+) per channel, with a shared "sense" (reference) lead for all channels, and can be used when a large number of input channels come from the same location (e.g. printed circuit board). The channel density doubles when using single-ended inputs, and this a powerful incentive for their use. However, caution must be exercised since the single "sense" lead references all channels to the same common which will induce noise and offset to the degree they are different.

The IP330 is non-isolated, since there is electrical continuity between the logic and field I/O grounds. As such, the field I/O connections are not isolated from the carrier board and backplane. Care should be taken in designing installations without isolation to avoid noise pickup and ground loops caused by multiple ground connections. This is particularly important for analog inputs when a high level of accuracy/resolution is needed. Contact your Acromag representative for information on our many isolated signal conditioning products that could be used to interface to the IP330 input module.

External Trigger Input/Output

The external trigger signal on pin 49 of the P2 connector can be programmed to input a TTL compatible external trigger signal, or output IP330 hardware generated triggers to allow synchronization of multiple IP330s.

As an input, the external trigger must be a 5 Volt logic, TTL-compatible, debounced signal referenced to analog common. The external trigger signal is an active low edge sensitive signal. That is, the external trigger signal will trigger the IP330 hardware on the falling edge. Once the external trigger signal has been driven low, it should remain low for a minimum of 500n seconds.

As an output an active-low TTL signal can be driven to additional IP330s, thus providing a means to synchronize the conversions of multiple IP330s. The additional IP330s must program their external trigger for signal input and convert on external trigger only mode. See section 3.0 for programming details to make use of this signal.

IP Logic Interface Connector (P1)

P1 of the IP module provides the logic interface to the mating connector on the carrier board. This connector is a 50-pin female receptacle header (AMP 173279-3 or equivalent) which mates to the male connector of the carrier board (AMP 173280-3 or equivalent). This provides excellent connection integrity and utilizes gold-plating in the mating area. Threaded metric M2 screws and spacers are

supplied with the IP module to provide additional stability for harsh environments (see Drawing 4501-434 for assembly details). Field and logic side connectors are keyed to avoid incorrect assembly. The pin assignments of P1 are standard for all IP modules according to the Industrial I/O Pack Specification (see Table 2.4).

Table 2.4: Standard Logic Interface Connections (P1)

| Pin Description | Number | Pin Description | Number |
|-----------------|--------|-----------------|--------|
| GND | 1 | GND | 26 |
| CLK | 2 | +5V | 27 |
| Reset* | 3 | R/W* | 28 |
| D00 | 4 | IDSEL* | 29 |
| D01 | 5 | DMAReq0* | 30 |
| D02 | 6 | MEMSEL* | 31 |
| D03 | 7 | DMAReq1* | 32 |
| D04 | 8 | IntSel* | 33 |
| D05 | 9 | DMAck0* | 34 |
| D06 | 10 | IOSEL* | 35 |
| D07 | 11 | RESERVED | 36 |
| D08 | 12 | A1 | 37 |
| D09 | 13 | DMAEnd* | 38 |
| D10 | 14 | A2 | 39 |
| D11 | 15 | ERROR* | 40 |
| D12 | 16 | A3 | 41 |
| D13 | 17 | INTReq0* | 42 |
| D14 | 18 | A4 | 43 |
| D15 | 19 | INTReq1* | 44 |
| BS0* | 20 | A5 | 45 |
| BS1* | 21 | STROBE* | 46 |
| -12V | 22 | A6 | 47 |
| +12V | 23 | ACK* | 48 |
| +5V | 24 | RESERVED | 49 |
| GND | 25 | GND | 50 |

An Asterisk (*) is used to indicate an active-low signal. **BOLD ITALIC** Logic Lines are NOT USED by this IP Model.

3.0 PROGRAMMING INFORMATION

IP IDENTIFICATION PROM - (Read Only, 32 Odd-Byte Addresses)

Each IP module contains an identification (ID) information that resides in the ID space per the IP module specification. This area of memory contains 32 bytes of information at most. Both fixed and variable information may be present within the ID space. Fixed information includes the "IPAC" identifier, model number, and manufacturer's identification codes. Variable information includes unique information required for the module. The IP330 ID information does not contain any variable (e.g. unique calibration) information. ID space bytes are addressed using only the odd addresses in a 64 byte block (on the "Big Endian" VMEbus). Even addresses are used on the "Little Endian" PC ISA bus. The IP330 ID space contents are shown in Table 3.1. Note that the baseaddress for the IP module ID space (see your carrier board instructions) must be added to the addresses shown to properly access the ID space. Execution of an ID space read requires 1 wait state.

Table 3.1: IP330 ID Space Identification (ID) PROM

| Hex Offset From ID PROM Base Address 01 | ASCII Character Equivalent | Numeric Value (Hex) | Field Description All IP's have 'IPAC' |
|---|----------------------------------|---------------------------|--|
| 03 | Р | 50 | |
| 05 | Α | 41 | |
| 07 | С | 43 | |
| 09 | | A3 | Acromag ID Code |
| 0B | | 11 | IP Model Code ¹ |
| 0D | | 00 | Not Used |
| | | | (Revision) |
| 0F | | 00 | Reserved |
| 11 | | 00 | Not Used (Driver |
| | | | ID Low Byte) |
| 13 | | 00 | Not Used (Driver |
| | | | ID High Byte) |
| 15 | | 0C | Total Number of ID |
| | | | PROM Bytes |
| 17 | | 5A | CRC |
| 19 to 3F | | уу | Not Used |

Notes (Table 3.1):

1. The IP model number is represented by a two-digit code within the ID space (the IP330 model is represented by 11 Hex).

I/O SPACE ADDRESS MAP

This board is addressable in the Industrial Pack I/O space to control the acquisition of analog inputs from the field. As such, three types of information are stored in the I/O space: control, status, and data

The I/O space may be as large as 64, 16-bit words (128 bytes) using address lines A1 to A6, but the IP330 uses only a portion of this space. The I/O space address map for the IP330 is shown in Table 3.2. Note that the base address for the IP module I/O space (see your carrier board instructions) must be added to the addresses shown to properly access the I/O space. Both 16 and 8-bit accesses to the registers in the I/O space are permitted.

Table 3.2: IP330 I/O Space Address (Hex) Memory Map²

| Base | MSB | LSB | Base |
|-------|------------------------|------------------------|-------|
| Addr+ | D15 D08 | D07 D00 | Addr+ |
| 00 | Control | Register | |
| | | | 01 |
| 02 | Timer Prescaler | Interrupt Vector | |
| | | | 03 |
| 04 | Conversi | on Timer | |
| | | | 05 |
| 06 | End Channel | Start Channel Value | |
| | Value | 07 | |
| 80 | New Data Register | | |
| | Channel | s 0 to 15 | 09 |
| 0A | New Data Register | | |
| | Channels 16 to 31 | | 0B |
| 0C | Missed Data Register | | |
| | Channels 0 to 15 | | 0D |
| 0E | Missed Data Register | | |
| | Channels 16 to 31 | | 0F |
| 10 | Not Used Start Convert | | |
| | Bits15 to Bit 01 | Bit-0 | 11 |

| Base | MSB | LSB | Base |
|------------|-------------------|---------------------------------|-------|
| Addr+ | D15 D08 | D07 D00 | Addr+ |
| 12 | | Used ¹ | 13 |
| ' <u>'</u> | 1400 | | 13 |
| 1E | Not | Used ¹ | 1F |
| 20 | Gain Select Ch 00 | Gain Select Ch 01 | 21 |
| 22 | Gain Select Ch 02 | Gain Select Ch 03 | 23 |
| 24 | Gain Select Ch 04 | Gain Select Ch 05 | 25 |
| 26 | Gain Select Ch 06 | Gain Select Ch 07 | 27 |
| 28 | Gain Select Ch 08 | Gain Select Ch 09 | 29 |
| 2A | Gain Select Ch 10 | Gain Select Ch 11 | 2B |
| 2C | Gain Select Ch 12 | Gain Select Ch 13 | 2D |
| 2E | Gain Select Ch 14 | Gain Select Ch 15 | 2F |
| 30 | Gain Select Ch 16 | Gain Select Ch 17 | 31 |
| 32 | Gain Select Ch 18 | Gain Select Ch 19 | 33 |
| 34 | Gain Select Ch 20 | Gain Select Ch 21 | 35 |
| 36 | Gain Select Ch 22 | Gain Select Ch 23 | 37 |
| 38 | Gain Select Ch 24 | Gain Select Ch 25 | 39 |
| 3A | Gain Select Ch 26 | Gain Select Ch 27 | 3B |
| 3C | Gain Select Ch 28 | Gain Select Ch 29 | 3D |
| 3E | Gain Select Ch 30 | Gain Select Ch 31 | 3F |
| 40 | Mail Box Ch 00 (| SE or Diff. Mode)3 | 41 |
| 42 | Mail Box Ch 01 | (SE or Diff. Mode) | 43 |
| 44 | | (SE or Diff. Mode) | 45 |
| 46 | Mail Box Ch 03 | (SE or Diff. Mode) | 47 |
| 48 | Mail Box Ch 04 | (SE or Diff. Mode) | 49 |
| 4A | | (SE or Diff. Mode) | 4B |
| 4C | Mail Box Ch 06 | (SE or Diff. Mode) | 4D |
| 4E | Mail Box Ch 07 | (SE or Diff. Mode) | 4F |
| 50 | Mail Box Ch 08 | (SE or Diff. Mode) | 51 |
| 52 | | (SE or Diff. Mode) | 53 |
| 54 | | (SE or Diff. Mode) | 55 |
| 56 | | (SE or Diff. Mode) | 57 |
| 58 | | (SE or Diff. Mode) | 59 |
| 5A | | (SE or Diff. Mode) | 5B |
| 5C | | (SE or Diff. Mode) | 5D |
| 5E | | (SE or Diff. Mode) | 5F |
| 60 | | (Ch 00 Diff. Mode) ³ | 61 |
| 62 | | (Ch 01 Diff. Mode) | 63 |
| 64 | | (Ch 02 Diff. Mode) | 65 |
| 66 | | (Ch 03 Diff. Mode) | 67 |
| 68 | | (Ch 04 Diff. Mode) | 69 |
| 6A | | (Ch 05 Diff. Mode) | 6B |
| 6C | | (Ch 06 Diff. Mode) | 6D |
| 6E | | (Ch 07 Diff. Mode) | 6F |
| 70 | Mail Box Ch 24 SE | | 71 |
| 72 | Mail Box Ch 25 SE | | 73 |
| 74 | Mail Box Ch 26 SE | | 75 |
| 76 | Mail Box Ch 27 SE | | 77 |
| 78 | Mail Box Ch 28 SE | , | 79 |
| 7A | Mail Box Ch 29 SE | , | 7B |
| 7C | Mail Box Ch 30 SE | | 7D |
| 7E | Mail Box Ch 31 SE | (Ch 15 Diff. Mode) | 7F |

Notes (Table 3.2):

- 1. The IP will not respond to addresses that are "Not Used".
- All Reads and writes are 1 wait state (except a Mail Box read issued simultaneously with an ongoing hardware write of a new convert value. In this case a read cycle will include from 1 to 6 wait states).
- The Mail Box is one level deep when using single ended channels; it is two levels deep with differential mode.

This memory map reflects byte accesses using the "Big Endian" byte ordering format. Big Endian is the convention used in the Motorola 68000 microprocessor family and is the VMEbus convention. In Big Endian, the lower-order byte is stored at odd-byte addresses. The Intel x86 family of microprocessors uses the opposite convention, or "Little Endian" byte ordering. Little Endian uses even-byte addresses to store the low-order byte. As such, installation of this module on a PC carrier board will require the use of the even address locations to access the lower 8-bit data while on a VMEbus carrier use of odd address locations are required to access the lower 8-bit data.

Control Register, (Read/Write) - (Base + 00H)

This read/write register is used to: select the output data format, select the external trigger signal as an input or output, select acquisition input mode, select scan mode, enable/disable the timer, and select the interrupt mode.

The function of each of the control register bits are described in Table 3.3. This register can be read or written with either 8-bit or 16-bit data transfers. A power-up or system reset sets all control register bits to 0.

Table 3.3: Control Register

| BIT | FUNCTION |
|---------|---|
| 0 | Not Used ¹ |
| 1 | Output Data Format |
| | 0 = Binary Two's Complement |
| | 1 = Straight Binary |
| | See Tables 3.4 and 3.5 for a description of these two |
| | data formats. |
| 2 | External Trigger |
| | 0 = Input |
| | 1 = Output |
| | It is possible to synchronize the data acquisition of |
| | multiple IP330 modules. A single master IP330 |
| | module must be selected to output the external trigger |
| | signal while all other IP330 modules are selected to |
| | input the external trigger signal. The external trigger |
| | signal (pin 49 of the field I/O connector) must also be |
| 5.4.0 | wired together. |
| 5,4,3 | Acquisition Input Mode |
| | 000 = All Channels Differential Input |
| | 001 = All Channels Single Ended Input 010 = Not Used |
| | 010 = Not Osed 011 = 4.9000v Calibration Voltage Input |
| | 100 = 2.4500v Calibration Voltage Input |
| | 101 = 1.2250v Calibration Voltage Input |
| | 110 = 0.6125v Calibration Voltage Input |
| | 111 = Auto Zero Calibration Voltage Input |
| 7,6 | Not Used ¹ |
| 10,9,8 | Scan Mode |
| . 0,0,0 | 000 = Disable |
| | 001 = Uniform Continuous |
| | 010 = Uniform Single |
| | 011 = Burst Continuous |
| | 100 = Burst Single |
| | 101 = Convert on External Trigger Only |
| | 110 = Not Used |
| | 111 = Not Used |
| | See the Modes of Operation section for a description |
| | of each of these scan modes. |

| BIT | FUNCTION |
|-------|---|
| 11 | Timer Enable |
| | 0 = Disable |
| | 1 = Enable |
| 13,12 | Interrupt Control |
| | 00 = Disable Interrupts |
| | 01 = Interrupt After Convert of Each Channel |
| | 10 = Interrupt After Conversion of all selected |
| | channels is completed. A group of channels |
| | includes all channels from the Start Channel up |
| | to and including the End Channel value. |
| | 11 = Disable Interrupts |
| | |
| 14,15 | Not Used ¹ |

Notes (Table 3.3):

 All bits labeled "Not Used" will return on a read access the last value written.

Analog Input Ranges and Corresponding Digital Output Codes

Selection of an analog input range is implemented via the DIP switch setting given in Table 2.1. The ideal input voltage corresponding to each of the supported input ranges is given in Table 3.4. Then in Table 3.5 the digital output code corresponding to each of the given ideal analog input values is given in both binary two's complement and straight binary formats.

Table 3.4: Supported Full-Scale Ranges and Ideal Analog Input

| DESCRIPTION | | ANALO | G INPUT | |
|--|----------|----------|----------|----------|
| Input Range | ±10V | 0 to 10V | ±5V | 0 to 5V |
| LSB (Least Significant Bit) Weight | 305μV | 153μV | 153μV | 76μV |
| + Full Scale | 9.999695 | 9.999847 | 4.999847 | 4.999924 |
| Minus One LSB | Volts | Volts | Volts | Volts |
| Midscale | 0V | 5V | 0V | 2.5V |
| One LSB Below | -305μV | 4.999847 | -153μV | 2.499924 |
| Midscale | | Volts | | Volts |
| - Full Scale | -10V | 0V | -5V | 0V |

The digital output format is controlled by bit-1 of the Control register. The two formats supported are Binary Two's Complement and Straight Binary. The hex codes corresponding to these two data formats are depicted in Table 3.5.

Table 3.5: Digital Output Codes and Input Voltages

| | DIGITAL | OUTPUT | | | |
|----------------------|---------------------------------|------------|--|--|--|
| | Binary 2's Comp Straight Binary | | | | |
| DESCRIPTION | (Hex Code) | (Hex Code) | | | |
| + Full Scale - 1 LSB | 7FFF | FFFF | | | |
| Midscale | 0000 | 8000 | | | |
| 1 LSB Below Midscale | FFFF | 7FFF | | | |
| - Full Scale | 8000 | 0000 | | | |

Interrupt Vector Register (Read/Write, 03H)

The Vector Register can be written with an 8-bit interrupt vector. This vector is provided to the carrier and system bus upon an active INTSEL* cycle. Read or writing to this register is possible via 16-bit or 8-bit data transfers. 16-bit data transfers will implement simultaneous access the Interrupt Vector and Timer Prescaler registers. The register contents are cleared upon reset.

| Interrupt Vector Register | | | | | | | | | |
|---------------------------|----|----|----|----|----|----|-----|--|--|
| MSB | | | | | | | LSB | | |
| 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 | | |

Interrupts are released on an interrupt acknowledge cycle. Read of the interrupt vector during an interrupt acknowledge cycle signals the IP330 to remove its interrupt request.

Timer Prescaler Register (Read/Write, 02H)

The Timer Prescaler register can be written with an 8-bit value to control the interval time between conversions.

| Timer Prescaler Register | | | | | | | | | |
|--------------------------|----|----|----|----|----|----|-----|--|--|
| MSB | | | | | | | LSB | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 09 | 80 | | |

This 8-bit number divides an 8 MHz clock signal. The clock signal is further divided by the number held in the Conversion Timer Register. The resulting frequency can be used to generate periodic triggers for precisely timed intervals between conversions.

The Timer Prescaler has a minimum allowed value restriction of 40 hex or 64 decimal. A Timer Prescaler value of less then 64 (decimal) will result in an empty Mail Box Register buffer. This minimum value corresponds to a conversion interval of 8μ seconds which translates to the maximum conversion rate of 125KHz. Although the board will operate at the 125KHz conversion rate, conversion accuracy will be sacrificed.

The formula used to calculate and determine the desired Timer Prescaler value is given in the Conversion Timer section which immediately follows this section.

Read or writing to this register is possible via 16-bit or 8-bit data transfers. A 16-bit data transfer will implement simultaneous access to the Interrupt Vector and Timer Prescaler registers. The Timer Prescaler register contents are cleared upon reset.

Conversion Timer Register (Read/Write, 04H)

The Conversion Timer Register can be written to control the interval time between conversions. Read or writing to this register is possible with either 16-bit or 8-bit data transfers. This register's contents are cleared upon reset.

| | Conversion Timer Register | | | | | | | | | | | | | | |
|----|---------------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|
| MS | В | | | | | | | | | | | | | | LSB |
| 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 |

This 16-bit number is the second divisor of an 8MHz. clock signal and is used together with the Timer Prescaler Register to derive the frequency of periodic triggers for precisely timed intervals between conversions.

The interval time between conversion triggers is generated by cascading two counters. The first counter, the Timer Prescaler, is clocked by an 8MHz. clock signal. The output of this clock is input to the second counter, the Conversion Timer, and the output is used to generate periodic trigger pulses. The time period between trigger pulses is described by the following equation:

$$\frac{\text{Timer Prescaler} * \text{Conversion Timer}}{8} = \text{T in } \mu \text{ seconds}$$

Where: **T** = time period between trigger pulses in microseconds. **Timer Prescaler** can be any value between 64 and 255 decimal

Conversion Timer can be any value between 1 and 65,535 decimal.

The maximum period of time which can be programmed to occur between conversions is $(255*65,535) \div 8 = 2.0889$ seconds. The minimum time interval which can be programmed to occur is $(64*1) \div 8 = 8\mu$ seconds. This minimum of 8μ seconds is defined by the minimum conversion time of the hardware but does sacrifice conversion accuracy. To achieve specified conversion accuracy a minimum conversion time of 15μ seconds is recommended (see the specification chapter for details regarding accuracy).

Start Channel Value Register (Read/Write, 07H)

The Start Channel Value register can be written with a 5-bit value to select the first channel that is to be converted once conversions have been triggered. All channels between the start and end channel values are converted. A single channel can be selected by writing the desired channel value in both the Start and End Channel Value registers.

The Start Channel Value register can be read or written with 8-bit data transfers. In addition, the Start Channel Value register can be simultaneously accessed with the End Channel Value via a 16-bit data transfer. The unused bits are zero when read. The register contents are cleared upon reset.

| Start Channel Value Register | | | | | | | | |
|------------------------------|----|---------------------|----|----|----|--|--|--|
| Unused | | Start Channel Value | | | | | | |
| 07 06 05 | 04 | 03 | 02 | 01 | 00 | | | |

After running data conversions are halted, the internal hardware pointers are reinitialized to the start channel value. Thus when conversions are started again, the first channel converted is defined by the Start Channel Value register.

End Channel Value Register (Read/Write, 06H)

The End Channel Value register can be written with a 5-bit value to indicate the last channel in a sequence to be converted. When scanning, all channels between and including the start and end channels are converted. A single channel can be selected by writing the desired channel value in both the Start and End Channel Value registers.

The End Channel Value register can be read or written with 8-bit data transfers. In addition, the End Channel Value register can be simultaneously accessed with the Start Channel Value with a 16-bit data transfer. The unused data bits are zero when read. The register contents are cleared upon reset.

| End Channel Value Register | | | | | | | | |
|----------------------------|----|-------|-----------|-------|----|--|--|--|
| Unused | | End (| Channel ' | Value | | | | |
| 15 14 13 | 12 | 11 | 10 | 09 | 80 | | | |

New Data Registers (Read Only, 08H to 0BH)

The New Data registers can be read to determine which channels of the Mail Box buffer contain new converted data. A set bit in the New Data register indicates that the Mail Box buffer, corresponding to the channel of the set bit, contains new converted data. A set New Data register bit is cleared upon a read of its corresponding Mail Box buffer.

The New Data bits are also cleared at the start of all new data acquisition cycles initiated with either the Software Start Convert command or an external trigger. This is done to avoid mistaking data from an old scan cycle with that of a new scan cycle.

The New Data registers can be read via 16-bit or 8-bit data transfers. In addition, the register contents are cleared upon reset.

| Nev | v Data | Regis | ster (R | ead C | nly, 0 | 9H) | | | | | |
|-----------------------------------|-----------------------------------|-------|---------|-------|--------|-----|----|----|--|--|--|
| Data Bit | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 | | | |
| SE or Diff. Ch. I | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 | | | |
| Nev | New Data Register (Read Only 08H) | | | | | | | | | | |
| Data Bit | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 80 | | | |
| SE or Diff. Ch. | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 80 | | | |
| Nev | New Data Register (Read Only 0BH) | | | | | | | | | | |
| Data Bit | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 | | | |
| SE Channel | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| Diff. Channel | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 | | | |
| New Data Register (Read Only 0AH) | | | | | | | | | | | |
| Data Bit | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | | | |
| SE Channel | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
| Diff. Channel | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | | | |

Missed Data Registers (Read Only, 0CH to 0FH)

The Missed Data registers can be read to determine if a channel's Mail Box buffer has been overwritten with new converted data before the last converted value was read. A set bit in the Missed Data register indicates a converted value corresponding to the channel of the set bit was overwritten before being read. A set Missed Data register bit is cleared upon a read of its corresponding Mail Box buffer.

The Missed Data bits are also cleared at the start of all new data acquisition cycles initiated with either the Software Start Convert command or an external trigger. This is done to avoid mistaking missed data from an old scan cycle with that of a new scan cycle.

The Missed Data registers can be read via 16-bit or 8-bit data transfers. In addition, the register contents are cleared upon reset.

| Miss | ed Dat | ta Reg | jister (| Read | Only, | 0DH) | | | | |
|--------------------------------------|--------------------------------------|--------|----------|------|-------|------|----|----|--|--|
| Data Bit | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 | | |
| SE or Diff. Ch. | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 | | |
| Missed Data Register (Read Only 0CH) | | | | | | | | | | |
| Data Bit | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 80 | | |
| SE or Diff. Ch. | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 08 | | |
| Miss | Missed Data Register (Read Only 0FH) | | | | | | | | | |
| Data Bit | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 | | |
| SE Channel | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
| Diff. Channel | 07 | 06 | 05 | 04 | 03 | 02 | 01 | 00 | | |
| Miss | Missed Data Register (Read Only 0EH) | | | | | | | | | |
| Data Bit | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 80 | | |
| SE Channel | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | |
| Diff. Channel | 15 | 14 | 13 | 12 | 11 | 10 | 09 | 80 | | |

Start Convert Register (Write Only, 11H)

The Start Convert register is a write-only register and is used to trigger conversions by setting data bit-0 of this register to a logic one. The desired mode of data acquisition must first be configured by setting the following registers to the desired values and modes: Control, Interrupt Vector, Timer Prescaler, Conversion Timer, Start Channel Value, End Channel Value, and Gain Select.

This register can be written with either a 16-bit or 8-bit data value. Data bit-0 must be a logic one to initiate data conversions.

For the External Trigger Only mode the Software Start Convert bit is not used to start data acquisition. However, the Start Convert bit should be set prior to the first external trigger. In this mode the Start Convert bit serves as a means for the hardware to identify the occurrence of the first External Trigger. On the first external trigger (given the Software Start Convert bit is set) converted data from the A/D Converter is not written to the Mail Box buffer since it is old convert data. See the Convert On External Trigger Only-Mode (in the Modes of Opertion section) for additional details.

| ı | Start Convert Register | | | | | | | | | |
|---|------------------------|----|---------------|--|--|--|--|--|--|--|
| | | | Start Convert | | | | | | | |
| | 07 | 06 | 00 | | | | | | | |

At least 5μ seconds of data acquire time should be provided after programming of the Control register, Start Value register, and Gain Selects before a Software Start Convert command is issued. These configuration registers control the IP330 on board multiplexers and programmable gain amplifier which, respectively, control the channel and gain selected for the input provided to the converter

Gain Select Registers (Read/Write, 20H - 3FH)

The Gain Select registers are read/writeable and are used to individually select the gain corresponding to each of the 32 channels. The Gain Select registers are the only registers in the IP330 that must be accessed via byte transfers only. See Table 3.2 which lists the Gain Select register addresses corresponding to each of the 32 channels. In differential mode, Gain Select registers corresponding to channels 0 to 15 are utilized.

The four gain settings supported (1, 2, 4, and 8) are listed in Table 3.6 with their correspond binary select code. A gain can be selected by writing the desired binary code to the least significant two bits of a given Gain Select register.

Table 3.6: Gain Select Binary Codes

| Gain | Data Bits 7 to 2 | Data Bit 1 | Data Bit 0 |
|------|------------------|------------|------------|
| 1 | Unused | 0 | 0 |
| 2 | Unused | 0 | 1 |
| 4 | Unused | 1 | 0 |
| 8 | Unused | 1 | 1 |

The Gain Select register contents are undefined upon power up or system reset. The Gain Select registers corresponding to all channels selected for conversion must be written with the desired gain select binary codes prior to initializing data conversions.

Mail Box Buffer (Read Only, 40H - 7EH)

The Mail Box Buffer is read-only, and contains 16-bit digitized input channel values. The Mail Box Buffer has 32 storage locations-one for each of the 32 channels supported by the IP330 in the single ended mode of operation. If the IP330 is used in the differential mode of operation each of the 16 channels supported are allocated two Mail Box Buffer locations.

See Table 3.2 which gives the Mail Box Buffer address locations corresponding to each of the 32 channels (or 16 channels in differential mode). In differential mode the first digitized data values will be stored in buffer locations 40H to 5FH while the second digitized values are stored in buffer locations 60H to 7EH. The storage of data in the Mail Box, in differential mode will, continue to alternate between these two Mail Box sections.

The New Data register can be read to determine which Mail Box Buffers contain updated digitized data. A set bit in the New Data register indicates an updated digitized data value resides in its corresponding Mail Box Buffer. In addition, the Missed Data register can be read to determine if a Mail Box Buffer has been overwritten with a new digitized value before the previous one had been read. A set bit in the Missed Data register indicates that a digitized data value has been lost or overwritten.

All register accesses to the IP330 require one wait state with the exception of a read access to the Mail Box Buffer. A read access to the Mail Box Buffer could take up to six wait states if a read is issued while a hardware write of channel data to the same Mail Box is currently underway. Most of the time, contention with hardware writes is not an issue. In which case, one wait state is required for a read access to the Mail Box.

MODES OF OPERATION

The IP330 provides five different modes of analog input acquisition to give the user maximum flexibility for each application. These modes of operation include: uniform continuous, uniform single, burst continuous, burst single, and convert on external trigger only. In all modes a single channel or a sequence of channels may be converted. The following sections describe the features of each and how to best use them.

Uniform Continuous-Mode

In uniform continuous mode of operation, conversions are performed continuously (in sequential order) for all channels between and including the Start and End Channel Values. The interval between conversions is controlled by the interval timer (Timer Prescaler and Conversion Timer as described in the Conversion Timer Register section). The interval timer must be used in this mode of operation.

After software selection of the uniform continuous mode of operation, conversions are started either by an external trigger, or by setting the software start convert bit. If the external trigger is to be used bit-2 of the Control register must be set low to accept the external trigger as an input signal.

Stopping the execution of uniform continuous conversions is possible by writing 000 to the Scan Mode bits (8-10) of the Control register. See the Control register section for additional information on the Scan Mode control bits and the Control register board address location.

When configured for differential input, the Mail Box functions as a dual level data buffer. The first half of the Mail Box is used to store all selected channel data for the initial pass through the channels defined by the Start and End Value registers. The second half of the Mail Box is then used to store the channel data corresponding to the second pass though all selected channels. Storage of channel data continues to alternate between the first and second halves of the Mail Box Buffer. As seen in Table 3.2, the first half of the Mail Box is defined by word addresses 40H to 5EH while the second half is defined by word addresses 60H to 7EH.

Interrupts can be enabled to activate after conversion of each channel or the group of channels defined by the Start and End Channel Values. If interrupts are configured to go active after the conversion of each channel, the actual interrupt will be issued 8μ seconds after the programmed interval has lapsed. If interrupt upon completion of a group of channels is selected, an interrupt will be issued 8μ seconds after the interval time of the last selected channel has expired.

If interrupts are selected to go active after conversion of each channel be sure to program a large enough interval between conversions to allow adequate time for execution of an interrupt service routine. It may also be necessary to allow time for your computer to perform other housekeeping operations between servicing interrupts.

Uniform Single-Mode

In uniform single mode of operation, conversions are performed once (in sequential order) for all channels between and including the Start and End Channel Values. The interval between conversions is controlled by the interval timer (Timer Prescaler and Conversion Timer as described in the Conversion Timer Register section). The interval timer must be used in this mode of operation.

After software selection of the uniform single mode of operation, conversions are started either by an external trigger, or by setting the software start convert bit. If the external trigger is to be used bit-2 of the Control register must be set low to accept the external trigger as an input signal.

When configured for differential input, the Mail Box functions as a dual level data buffer. However, for Uniform Single Mode, only one pass from the start channel to the end channel is implemented. Thus, only the first half of the Mail Box buffer is utilized. As seen in Table 3.2, the first half of the Mail Box is defined by word addresses 40H to 5EH

Interrupts can be enabled to activate after conversion of each channel or the group of channels as defined by the Start and End Channel Values. If interrupts are configured to go active after the conversion of each channel, the actual interrupt will be issued 8μ seconds after the programmed interval has lapsed. If interrupt upon completion of a group of channels is selected, an interrupt will be issued 8μ seconds after the interval time of the last selected channel has expired.

Burst Continuous-Mode

In burst continuous mode of operation, conversions are continuously performed in sequential order from the channel defined by the Start Channel Value to the channel defined by the End Channel Value. Within a group of channels, the interval between conversions is fixed at 15µ seconds. However the interval after conversion of a group of channels can be controlled by the interval timer (Timer Prescaler and Conversion Timer).

Burst modes can be used to provide pseudo-simultaneous sampling for may low to medium speed applications requiring simultaneous channel acquisition. The 15μ seconds between conversion of each channel can essentially be considered simultaneous sampling for low to medium frequency applications.

After software selection of the burst continuous mode of operation, conversions are started either by an external trigger, or by setting the software start convert bit. If the external trigger is to be used bit-2 of the Control register must be set low to accept the external trigger as an input signal.

Stopping the execution of burst continuous conversions is accomplished by writing 000 to the Scan Mode bits (8-10) of the Control register. See the Control register section for additional information on the Scan Mode control bits and the Control register board address location.

When configured for differential input, the Mail Box functions as a dual level data buffer. The first half of the Mail Box is used to store all selected channel data for the initial pass through the channels defined by the Start and End Value registers. The second half of the Mail Box is then used to store the channel data corresponding to the second pass though all selected channels. Storage of channel data continues to alternate between the first and second halves of the Mail Box Buffer. As seen in Table 3.2, the first half of the Mail Box is defined by word addresses 40H to 5EH while the second half is defined by word addresses 60H to 7EH.

Interrupts can be enabled to activate after conversion of each channel or the group of channels as defined by the Start and End Channel Values. If interrupts are configured to go active after the conversion of each channel, the actual interrupt will be issued every 15μ seconds. If interrupt upon completion of a group of channels is selected, an interrupt will be issued 23μ seconds after conversion of the last channel in the group has started.

At this time 15 μ seconds between interrupts is not sufficient time to perform back to back interrupt acknowledge cycles on the VME and PC platforms. Thus, interrupting after each channel is converted cannot be recommended.

Burst Single-Mode

In burst single mode of operation conversions are performed once for all channels (in sequential order) starting with Start Channel and ending with the End Channel. The interval between conversions of each channel is fixed at 15 μ seconds. The interval timer has no functionality in this mode of operation.

After software selection of the burst single mode of operation, conversions are started either by an external trigger, or by setting the software start convert bit. If the external trigger is to be used bit-2 of the Control register must be set low to accept the external trigger as an input signal.

When configured for differential input, the Mail Box functions as a dual level data buffer. However, for Burst Single Mode, only one pass from the start channel to the end channel is implemented. Thus, only the first half of the Mail Box buffer is utilized. As seen in Table 3.2, the first half of the Mail Box is defined by word addresses 40H to 5EH.

Interrupts can be enabled to activate after conversion of each channel or the group of channels as defined by the Start and End Channel Values. If interrupts are configured to go active after the conversion of each channel, an interrupt will be issued every 15 μ seconds (not recommended). If interrupt upon completion of a group of channels is selected, an interrupt will be issued 23 μ seconds after conversion of the last channel has started.

Convert On External Trigger Only-Mode

In convert on External Trigger Only Mode of operation each conversion is initiated by an external trigger (falling edge of a logic low pulse) input to the IP330 on the EXT TRIGGER* signal of the P2 connector. Conversions are performed for each channel between and including the Start and End Channel Values in sequential order. The interval between conversions is controlled by the period between external triggers. The interval timer has no functionality in this mode of operation.

The external trigger signal must be configured as an input for this mode of operation. The external trigger can be configured as an input by setting bit-2 of the Control register low.

At least 5μ seconds of data acquire time should be provided after programming of the Control register, Start Value register, and Gain Selects before the first external trigger is issued. These configuration registers control the IP330 on board multiplexers and programmable gain amplifier which, respectively, control the channel and gain selected for the input provided to the converter.

In the external trigger only mode, it is important to understand the sequence in which converted data is transferred from the ADC to the Mail Box Buffer. Upon an external trigger the selected analog signal is converted but remains at the ADC while the previous digitized value is output from the ADC to the Mail Box Buffer. Thus, with this sequence the Mail Box is consistently updated with the previous cycle's converted data. In other words, new data in the Mail Box is one cycle behind the ADC. With this sequence, at the end of data conversions, one additional external trigger is required to move the data from the ADC to the Mail Box buffer. At the start of data conversion, with the first external trigger signal (given the Start Convert Bit is set), data is not input to the Mail Box buffer since the data in the ADC buffer is old convert data.

The IP330 requires the setting of the Start Convert bit to logic one prior to receiving the first active external trigger pulse. This will prevent erroneous data from being written into the Mail Box Buffer corresponding to the first channel converted. This is the only mode of operation in which the Start Convert bit does not cause data conversions.

When configured for differential input, the Mail Box functions as a dual level data buffer. The first half of the Mail Box is used to store all selected channel data for the initial pass through the channels defined by the Start and End Value registers. The second half of the Mail Box is then used to store the channel data corresponding to the second pass though all selected channels. Storage of channel data continues to alternate between the first and second halves of the Mail Box Buffer. As seen in Table 3.2, the first half of the Mail Box is defined by word addresses 40H to 5EH while the second half is defined by word addresses 60H to 7EH.

Interrupts can be enabled to activate after conversion of each channel or the group of channels as defined by the Start and End Channel Values. If interrupts are configured to go active after the conversion of each channel, an interrupt will be issued 8μ seconds after a valid external trigger pulse is detected. The only exception to this is upon the very first external trigger pulse, no interrupt will be issued since data is not written to the Mail Box buffer. If interrupt upon completion of a group of channels is selected, an interrupt will be issued 8μ seconds after detection of the first external trigger following conversion of all channels in the selected group. Again, one extra external trigger is needed to complete update of the Mail Box buffer for the selected group of channels.

External Trigger Only mode of operation can be used to synchronize multiple IP330 modules to a single IP330 running in uniform continuous, uniform single, burst continuous, or burst single mode. The external trigger, of the IP330 running uniform or burst mode, must be programmed as an output. The external trigger signal of that IP330 must then be connected to the external trigger signal of all other IP330s that are to be synchronized. These other IP330s must be programmed for External Trigger Only Mode. Data conversion can then be started by writing high to the Start Convert bit of the IP330 configured for Uniform or Burst mode.

PROGRAMMING CONSIDERATIONS FOR ACQUIRING ANALOG INPUTS

The IP330 provides different methods of analog input acquisition to give the user maximum flexibility for each application. The following sections describe the features of each and how to best use them

USE OF CALIBRATION SIGNALS

Reference signals for analog input calibration have been provided to improve the accuracy over the uncalibrated state. The use of software calibration allows the elimination of hardware calibration potentiometers traditionally used in precision analog front ends

Software calibration uses some fairly complex equations.

Acromag provides you with the Industrial I/O Pack Software
Library diskette to make communication with the board and
calibration easy. It relieves you from having to turn the
equations of the following sections into debugged software
calibration code. The functions are written in the "C" programming
language and can be linked into your application. Refer to the
"README.TXT" file in the root directory and the "INFO330.TXT" file
in the "IP330" subdirectory on the diskette for details.

Uncalibrated Performance

The uncalibrated performance is affected by two primary error sources. These are the Programmable Gain Amplifier (PGA) and the Analog to Digital Converter (ADC). The untrimmed PGA and ADC have significant offset and gain errors (see specifications in chapter 6) which reveal the need for software calibration.

Calibrated Performance

Very accurate calibration of the IP330 can be accomplished by using calibration voltages present on the board. The four voltages and the analog ground reference are used to determine two points of a straight line which defines the analog input characteristic. The calibration voltages are precisely adjusted at the factory to provide optimum performance, as detailed in chapter 6.

The calibration voltages are used with the auto zero signal to find two points that determine the straight line characteristic of the analog front end for a particular range. The recommended calibration voltage selection for each range is summarized in Table 3.7.

Equation (1) following is used to correct the actual ADC data (i.e. the uncorrected bit count read from the ADC) making use of the calibration voltages and range constants.

$$Corrected_Count = \left[\frac{65536 * m}{Ideal_Volt_Span} \right] *$$

$$\left[\text{Count_Actual} + \frac{(\text{Volt}_{\underbrace{\text{CALLO}}} * \text{Gain}) - \text{Ideal_Zero}}{m} - \text{Count}_{\underbrace{\text{CALLO}}} \right] (1)$$

where, "m" represents the actual slope of the transfer characteristic as defined in equation 2:

$$m = Gain * \left[\frac{Volt_{CALHI} - Volt_{CALLO}}{Count_{CALHI} - Count_{CALLO}} \right]$$
(2)

Gain = The Programmable Gain Amplifier

Setting Used (See Table 3.7)

Voltage = High Calibration Voltage

(See Table 3.7)

Volt_{CALLO} = Low Calibration Voltage (See Table 3.7)

Count_{CALHI} = Actual ADC Data Read With High

Calibration Voltage Applied

CountCALLO = Actual ADC Data Read With Low

Calibration Voltage Applied

Ideal_Volt_Span = Ideal ADC Voltage Span

(See Table 3.8)

Count_Actual = Actual Uncorrected ADC Data For

Input Being Measured

ideal_Zero = Ideal ADC Input For "Zero" (See

Table 3.8)

Table 3.7: Recommended Calib. Voltages For Input Ranges

| Input Range | PGA | ADC Range | Rec. Low Calib. Voltage | Rec. High Calib. Voltage |
|----------------|------|--------------|-------------------------------|--------------------------------|
| (Volts) | Gain | (Volts) | "VoltCALLO" (Volts) | "VoltCALHI" (Volts) |
| -5 to | 1 | -5 to +5 | 0.0000 | 4.9000 |
| +5 | | | (Auto Zero) | (CAL0) |
| -2.5 to | 2 | -5 to +5 | 0.0000 | 2.4500 |
| +2.5 | | | (Auto Zero) | (CAL1) |
| -1.25 to | 4 | -5 to +5 | 0.0000 | 1.2250 |
| +1.25 | | | (Auto Zero) | (CAL2) |
| -0.625 to | 8 | -5 to +5 | 0.0000 | 0.6125 |
| +0.625 | | | (Auto Zero) | (CAL3) |
| -10 to | 1 | -10 to +10 | 0.0000 | 4.9000 |
| +10 | | | (Auto Zero) | (CAL0) |
| -5 to | 2 | -10 to +10 | 0.0000 | 4.9000 |
| +5 | | | (Auto Zero) | (CAL0) |
| -2.5 to | 4 | -10 to +10 | 0.0000 | 2.4500 |
| +2.5 | | | (Auto Zero) | (CAL1) |
| -1.25 to | 8 | 10 to +10 | 0.0000 | 1.2250 |
| +1.25 | | | (Auto Zero) | (CAL2) |
| 0 to | 1 | 0 to +5 | 0.6125 | 4.9000 |
| +5 | | | (CAL3) | (CAL0) |
| 0 to | 2 | 0 to +5 | 0.6125 | 2.4500 |
| +2.5 | | | (CAL3) | (CAL1) |

| Input Range (Volts) | PGA Gain | ADC Range (Volts) | Rec. Low Calib. Voltage "VoltCALLO" (Volts) | Rec. High Calib. Voltage "Volt _{CALHI} " (Volts) |
|---------------------------|-------------|-------------------------|---|---|
| 0 to | 4 | 0 to +5 | 0.6125 | 1.2250 |
| +1.25 | | | (CAL3) | (CAL2) |
| 0 to | 8 | 0 to +5 | 0.0000 | 0.6125 |
| +0.625* | | | (Auto Zero)* | (CAL3) |
| 0 to | 1 | 0 to +10 | 0.6125 | 4.9000 |
| +10 | | | (CAL3) | (CAL0) |
| 0 to | 2 | 0 to +10 | 0.6125 | 4.9000 |
| +5 | | | (CAL3) | (CAL0) |
| 0 to | 4 | 0 to +10 | 0.6125 | 2.4500 |
| +2.5 | | | (CAL3) | (CAL1) |
| 0 to | 8 | 0 to +10 | 0.6125 | 1.2250 |
| +1.25 | | | (CAL3) | (CAL2) |

^{*} The hardware offset may prevent you from calibrating this range.

Table 3.8: Ideal Voltage Span and Zero For Input Ranges

| Input Range (Volts) | PGA Gain | ADC Range (Volts) | "Ideal_Volt _Span" (Volts) | "Ideal_ Zero" (Volts) |
|------------------------|-------------|-------------------------|----------------------------------|-----------------------------|
| -5 to +5 | 1 | -5 to +5 | 10.0000 | -5.0000 |
| -2.5 to +2.5 | 2 | " | " | " |
| -1.25 to +1.25 | 4 | " | " | " |
| -0.625 to +0.625 | 8 | " | " | " |
| -10 to +10 | 1 | -10 to +10 | 20.0000 | -10.0000 |
| -5 to +5 | 2 | " | " | " |
| -2.5 to +2.5 | 4 | " | " | " |
| -1.25 to +1.25 | 8 | " | " | " |
| 0 to +5 | 1 | 0 to +5 | 5.0000 | 0.0000 |
| 0 to +2.5 | 2 | " | " | " |
| 0 to +1.25 | 4 | " | " | " |
| 0 to +0.625 | 8 | " | " | " |
| 0 to +10 | 1 | 0 to +10 | 10.0000 | 0.0000 |
| 0 to +5 | 2 | " | " | II . |
| 0 to +2.5 | 4 | = | " | II |
| 0 to +1.25 | 8 | " | " | II . |

The calibration parameters (Count_{CALHI} and Count_{CALLO}) for each active input range should not be determined immediately after startup but after the module has reached a stable temperature and updated periodically (e.g. once an hour, or more often if ambient temperatures change) to obtain the best accuracy. Note that several readings (e.g. 64) of the calibration parameters should be taken via the ADC and averaged to reduce the measurement uncertainty, since these points are critical to the overall system accuracy.

Calibration Programming Example 1

Assume that the desired input range is -10 to +10 volts (select desired input range via hardware DIP switch). Channels 0 to 3 are connected differentially, and corrected input channel data is desired. From Tables 3.7 & 3.8, several calibration parameters can be determined:

Gain = 1 (From Table 3.7)

Volt_{CALHI} = 4.9000 volts (CAL0; From Table 3.7)

Volt_{CALLO}= 0.0000 volts (Auto Zero; From Table 3.7)

Ideal_Volt_Span = 20.0000 volts (From Table 3.8)

Ideal_Zero = -10.0000 volts (From Table 3.8)

The calibration parameters (Count_{CALHI} and Count_{CALLO}) remain to be determined before uncorrected input channel data can be taken and corrected.

Determination of the Count_{CALLO} Value

- Execute Write of 043AH to Control Register at Base Address + 00H.
 - a) Select Straight Binary
 - b) External Trigger Input
 - c) Auto Zero Calibration Voltage
 - d) Burst Single Scan Mode
 - e) Timer Disabled
 - f) Interrupts Disabled
- Execute Write of 1F00H to End/Start Channel Value Register at Base Address + 06H. This will permit 32 conversions of the Auto Zero value to be stored in the 32 Mail Box Buffers.
- Execute write of 00H, as byte data transfers only, to Gain Select Channel Registers Base Address + 20H to 3FH. This selects a gain of one for all 32 channels.
- Execute Write 0001H to the Start Convert Bit at Base Address + 10H. This starts the burst single mode of conversions. Thirty two conversions of the Auto Zero are implemented and stored in the 32 Mail Box Buffers.
- Execute Read of the 32 Mail Box Buffers at Base Address + 40H to 7EH.
- Take the average of the 32 ADC values and save this number as Count_{CALLO}.

Determination of the Count_{CALHI} Value

- Execute Write of 041AH to Control Register at Base Address + 00H.
 - a) Select Straight Binary
 - b) External Trigger Input
 - c) Select 4.9000v Calibration Voltage
 - d) Burst Single Scan Mode
 - e) Timer Disabled
 - f) Interrupts Disabled
- Writing the Start Channel Value, End Channel Value, and the Gain Selects is not necessary if they have not been changed from that programmed in steps 2 and 3 above.
- Execute Write 0001H to the Start Convert Bit at Base Address + 10H. This starts the burst single mode of conversions. Thirty two conversions of the 4.9 volt calibration voltage are implemented and stored in the 32 Mail Box Buffers.
- Execute Read of the 32 Mail Box Buffers at Base Address + 40H to 7EH.
- 11. Take the average of the 32 ADC values and save this number as ${\sf Count}_{\sf CALHI}$.

Calculate Equation 2

Calculate m = actual_slope from equation 2, since all parameters are known. It is now possible to correct input channel data from any input channel using the same input range (i.e. -10 to +10 volts with a PGA gain = 1). Repeat the above steps periodically to re-measure the calibration parameters (Count_CALHI and Count_CALLO) as required.

Measure Channels 0 to 3 Differentially and Correct

- Execute Write of 0402H to Control Register at Base Address + 00H
 - a) Select Straight Binary
 - b) External Trigger Input
 - c) All Channels Differential Input
 - d) Burst Single Scan Mode
 - e) Timer Disabled
 - f) Interrupts Disabled
- 13. Execute Write of 0300H to End/Start Channel Value Register at Base Address + 06H. This will permit conversions of channels 0 to 3. Writing the Gain Selects is not necessary since they do not need to change from that programmed in step 3 above.
- 14. Execute Write 0001H to the Start Convert Bit at Base Address + 10H. This starts the burst single mode of conversions. Conversions of channels 0 to 3 are implemented and corresponding results are stored in the first four Mail Box Buffer locations at Base Address + 40H to 46H.
- 15. Execute Read of the 4 Mail Box Buffers at Base Address + 40H to 46H. The data represents the uncorrected "Count_Actual" term in equation 1. Since all parameters on the right hand side of equation 1 are known, calculate the calibrated value "Corrected_Count". This is the desired, corrected value. Repeat this procedure for each of the channels.
- 16. If channel response time requirements are not high speed it is recommended that a running average (i.e. of the last 8, 16, 32, etc.) of readings be maintained for each channel. This will minimize noise effects and provide the best accuracy.

Calibration Programming Example 2

Assume that the desired input range is 0 to +1.25 volts (selection of the desired input range is implemented via hardware DIP switch). Channels 3 to 13 are connected single ended, and corrected input channel data is desired. The calibration voltages are converted using burst single mode (for quick conversion of the calibration voltages) while the actual data will be converted using uniform single mode. From Tables 3.7 and 3.8, several calibration parameters can be determined:

Preselect 0 to 10v ADC Range via hardware DIP switch. Gain = 8 (From Table 3.7)

Volt_{CALHI} = 1.2250 volts (CAL2; From Table 3.7)

Volt_{CALLO} = 0.6125 volts (CAL3; From Table 3.7)

Ideal_Volt_Span = 10.0000 volts (From Table 3.8)

Ideal_Zero = 0.0000 volts (From Table 3.8)

The 0 to +5v ADC range could alternatively be used with a gain of 4. This approach may reduce the affect of noise over the ADC range and gain selected in this example.

The calibration parameters (Count_{CALHI} and Count_{CALLO}) remain to be determined before uncorrected input channel data can be taken and corrected.

Determination of the Count_{CALLO} Value

- Execute Write of 0432H to Control Register at Base Address + 00H.
 - a) Select Straight Binary
 - b) External Trigger Input
 - c) Select 0.6125v Calibration Voltage
 - d) Burst Single Scan Mode
 - e) Timer Disabled
 - f) Interrupts Disabled
- Execute Write of 1F00H to End/Start Channel Value Register at Base Address + 06H. This will permit 32 conversions of the calibration voltage to be stored in the 32 Mail Box Buffers.
- Execute Write of 03H, as byte data transfers only, to Gain Select Channel Registers Base Address + 20H to 3FH. This selects a gain of eight for all 32 channels.
- Execute Write 0001H to the Start Convert Bit at Base Address + 10H to start burst single mode conversions. Thirty two conversions of the calibration voltage are implemented and stored in the 32 Mail Box Buffers.
- Execute Read of the 32 Mail Box Buffers at Base Address + 40H to 7EH.
- Take the average of the 32 ADC values and save this number as Count_{CALLO}.

Determination of the Count_{CALHI} Value

- Execute Write of 042AH to Control Register at Base Address + 00H.
 - a) Select Straight Binary
 - b) External Trigger Input
 - c) Select 1.2250v Calibration Voltage
 - d) Burst Single Scan Mode
 - e) Timer Disabled
 - f) Interrupts Disabled
- Writing the Start Channel Value, End Channel Value, and the Gain Selects is not necessary if they have not been changed from that programmed in steps 2 and 3 above.
- Execute Write 0001H to the Start Convert Bit at Base Address + 10H. This starts a burst single mode of conversions. Thirty two conversions of the 1.2250 calibration voltage are implemented and stored in the 32 Mail Box Buffers.
- Execute Read of the 32 Mail Box Buffers at Base Address + 40H to 7EH.

 Take the average of the 32 ADC values and save this number as Count_{CALH}.

Calculate Equation 2

Calculate m = actual_slope from equation 2, since all parameters are known. It is now possible to correct input channel data from any input channel using the same input range (i.e. 0 to +1.25 volts with a PGA gain = 8). Repeat the above steps periodically to re-measure the calibration parameters (Count_CALHI and Count_CALLO) as required.

Measure Channels 3 to 13 Single Ended and Correct Using Uniform Single Mode

- 12. Execute Write of 0A0AH to Control Register at Base Address + 00H.
 - a) Select Straight Binary
 - b) External Trigger Input
 - c) Select Single Ended Input
 - d) Uniform Single Scan Mode
 - e) Timer Enabled
 - f) Interrupts Disabled
- 13. Execute Write of 0D03H to End/Start Channel Value Register at Base Address + 06H. This will permit conversions of channels 3 to 13. Writing the Gain Selects is not necessary since they do not need to change from that programmed in step 3 above.
- Execute Write of 50H, as a byte data transfer, to the Timer Prescaler at Base Address + 02H. This sets the Timer Prescaler to 80 decimal.
- 15. Execute Write 0008H to the Conversion Timer at Base Address + 04H. This Conversion Timer value in conjunction with the Timer Prescaler sets the interval time between conversions to $(80*8) \div 8 = 80 \mu$ seconds.
- Execute Write 0001H to the Start Convert Bit at Base Address + 10H. This starts a uniform single mode of conversions.
 Conversions of channels 3 to 13 are implemented and stored in their corresponding Mail Box Buffers.
- 17. Execute Read of the Mail Box Buffers at Base Address + 46H to 5AH. The data represents the uncorrected "Count_Actual" term in equation 1. Since all parameters on the right hand side of equation 1 are known. The calibrated value "Corrected_Count" can be calculated for each of the channels.
- 18. If channel response time requirements are not high speed it is recommended that a running average (i.e. of the last 8, 16, 32, etc.) of readings be maintained for each channel. This will minimize noise effects and provide the best accuracy.

Error checking should be performed on the "Corrected_Count" value to make sure that calculated values below 0 or above 65,535 are restricted to those end points. Note that the software calibration cannot recover signals near the end points of each range which are clipped off due to the uncalibrated hardware (e.g. PGA and ADC) or power supply limitations.

See the specification chapter for details regarding the maximum corrected (i.e. calibrated) error.

Programming Interrupts

Interrupts can be enabled for generation after conversion of individual channels or after a group of channels have been converted. Interrupts generated by the IP330 use interrupt request line INTREQ0* (Interrupt Request 0). The interrupt release mechanism is Release On Acknowledge (ROAK) type. That is, the IP330 will release the INTREQ0* signal during an interrupt acknowledge cycle from the carrier.

The IP330 Interrupt Vector register can be used as a pointer to an interrupt handling routine. The vector is an 8-bit value and can be used to point to any one of 256 possible locations to access the interrupt handling routine.

This example assumes that the IP330 is installed onto an Acromag AVME9630/60 carrier board (consult your carrier board documentation for compatibility details).

Interrupt Programming Example with AVME9630/60 Carrier

- Clear the global interrupt enable bit in the carrier board status register by writing a "0" to bit 3.
- Write the interrupt vector to the IP330 Module at base address + 03H.
- 3. Write to the carrier board interrupt Level Register to program the desired interrupt level per bits 2.1, & 0.
- Write "1" to the carrier board IP Interrupt Clear Register corresponding to the desired IP interrupt request being configured.
- Write "1" to the carrier board IP Interrupt Enable Register bit corresponding to the IP interrupt request to be enabled.
- Enable interrupts for the carrier board by writing a "1" to bit 3 (the Global Interrupt Enable Bit) of the carrier board's Status Register.
- Enable the IP330 for interrupt after each channel or after conversion of a group of channels by setting bits 12 and 13 of the Control register as required.
- Interrupts can now be generated after start of a scan mode of operation (burst, continuous, or external trigger only).

General Sequence of Events for Processing an Interrupt

- The IP330 asserts the Interrupt Request 0 Line (INTREQ0*) in response to an interrupt condition.
- The AVME9630/60 carrier board acts as an interrupter in making the VMEbus interrupt request (IRQx*) corresponding to the IP interrupt request.
- The VMEbus host (interrupt handler) asserts IACK* and the level of the interrupt it is seeking on A01-A03.
- 4. When the asserted VMEbus IACKIN* signal (daisy-chained) is passed to the AVME9630/60, the carrier board will check if the level requested matches that specified by the host. If it matches, carrier board will assert the INTSEL* line to the appropriate IP together with (carrier board generated) address bit A1 to select which interrupt request is being processed (A1 low corresponds to INTREQ0*).
- The IP330 puts the interrupt vector on the local data bus (D00-D07 for the D08 [O] interrupter) and asserts ACK* to the carrier board. The carrier board passes this along to the VMEbus (D08[O]) and asserts DTACK*.
- The host uses the vector to form a pointer to an interrupt service routine for the interrupt handler to begin execution.

7. Example of Generic Interrupt Handler Actions:

- Disable the interrupting IP by writing "0" to the appropriate bit in the AVME9630/60 IP Interrupt Enable Register.
- Service the interrupt by reading converted data resident in the Mail Box buffer of the IP330. Use the New Data Available register to identify valid Mail Box Buffer data.
- Clear the interrupting IP by writing a "1" to the appropriate bit in the AVME9630/60 IP Interrupt Clear register.
- d) Enable the interrupting IP by writing "1" to the appropriate bit in the AVME9630/60 IP Interrupt Enable Register.

4.0 THEORY OF OPERATION

This section contains information regarding the hardware of the IP330. A description of the basic functionality of the circuitry used on the board is also provided. Refer to the Block Diagram shown in Drawing 4501-592 as you review this material.

FIELD ANALOG INPUTS

The field I/O interface to the carrier board is provided through connector P2 (refer to Table 2.3). **Field I/O signals are NON-ISOLATED.** This means that the field return and logic common have a direct electrical connection to each other. As such, care must be taken to avoid ground loops (see Section 2 for connection recommendations). Ignoring this effect may cause operation errors, and with extreme abuse, possible circuit damage. Refer to Drawing 4501-591 for example wiring and grounding connections.

Analog inputs and calibration voltages are selected via analog multiplexers. IP330 control logic automatically programs the multiplexers for selection of the required analog input channel. The multiplexer control is based upon selection of single ended or differential analog input and the Start and End channel register values.

Single ended and differential channels cannot be mixed (i.e. they must all be single ended or differentially wired). Up to 32 single ended inputs can be monitored, where each channel's + input is individually selected along with a single sense lead for all channels. Up to 16 differential inputs can be monitored, where each channel's + and - inputs are individually selected.

A Programmable Gain (Instrumentation) Amplifier (PGA) takes as input the selected channel's + and - inputs (or + and sense) and outputs a single ended voltage proportional to it. The gain can be 1, 2, 4, or 8 and is selected through the Gain Control registers.

The output of the PGA feeds the A/D (Analog to Digital) Converter. The A/D Converter is a state of the art, 16-bit, successive approximation converter with a built-in sample and hold circuit. The sample and hold circuit goes into the hold mode when a conversion is initiated. This maintains the selected channel's voltage constant until the A/D has accurately digitized the input. Then it returns to sample mode to acquire the next channel. Once a conversion has been started, control logic on the IP330 automatically updates the multiplexer and PGA for the next channel to be converted as required. This allows the input to settle for the next channel while the previous channel is converting. This pipelined mode of operation facilitates a maximum system throughput.

A miniature DIP switch on the board controls the range selection for the A/D Converter (-5 to +5, -10 to +10, 0 to 5, and 0 to 10 Volts) as detailed in section 2. DIP switch selection should be made prior to powering the unit. Thus, all channels will use the same A/D Converter range. However, the analog input range can vary on an individual channel basis depending on the programmable gain selection.

The logic interface provides +/- 12 Volt supplies to the analog circuitry. The -10 to +10 and 0 to +10 Volt A/D Converter ranges will be clipped if these supplies are used, typically to +/-8.5 Volt maximum inputs. The user has the option of providing +/- 15 Volt external supplies to fully utilize input ranges to +/- 10 Volts. These supplies are selected via hardware jumpers J1 and J2 as detailed in section 2. Jumper selection should be made prior to powering the unit. Internal and external supplies should not be mixed (e.g. do not use +12 Volts with -15 Volts). When selecting supplies low noise linears are preferred. All supplies should switch ON or OFF at the same time.

The board contains four precision voltage references and a ground (autozero) reference for use in calibration. These provide considerable flexibility in obtaining accurate calibration for the desired A/D Converter range and gain combination, when compared to fixed hardware potentiometers for offset and gain calibration of the A/D Converter and PGA.

LOGIC/POWER INTERFACE

The logic interface to the carrier board is made through connector P1 (refer to Table 2.4). The P1 interface also provides \pm 5V and \pm 12V power to the module. Note that the DMA control, INTREQ1*, ERROR*, and STROBE* signals are not used.

A Field Programmable Gate-Array (FPGA) installed on the IP Module provides an interface to the carrier board per IP Module specification revision 0.7.1. The interface to the carrier board allows complete control of all IP330 functions.

IP INTERFACE LOGIC

IP interface logic of the IP330 is imbedded within the FPGA. This logic includes: address decoding, I/O and ID read/write control circuitry, and ID PROM implementation.

Address decoding of the six IP address signals A(1:6) is implemented in the FPGA, in conjunction with the IP select signals, to identify access to the IP modules ID or I/O space. In addition, the byte strobes BS0* and BS1* are decoded to identify low byte, high byte, or double byte data transfers.

The carrier to IP module interface implements access to both ID and I/O space via 16 or 8-bit data transfers. Read only access to ID space provides the identification for the individual module (as given in Table 3.1) per the IP specification. Read and write accesses to the I/O space provide a means to control the IP330 and retrieve newly converted data from the Mail Box buffer.

Access to both ID and I/O spaces are implemented with one wait state read or write data transfers. There is one exception, on a rare occasions read and write operations to the Mail Box buffer may contend. Since the Mail Box buffer is not implemented as a dual port memory, simultaneous read and write access to RAM is not possible. If a read access to the RAM is initiated simultaneously with an internal RAM write (for update of the Mail Box buffer with ADC data), the read access will be held until after the write operation has completed. Thus, the read operation from RAM (Mail Box) may require up to six waits to avoid contention with an internal write cycle.

IP330 CONTROL LOGIC

All logic to control data acquisition is imbedded in the IP's FPGA. The control logic of the IP330 is responsible for controlling the operation of a user specified sequence of data acquisitions. Once the IP330 has been configured, the control logic performs the following:

- Controls the channel multiplexers based upon start and end channel values, and single ended or differential analog input mode.
- Selects channel gain at the programmable gain amplifier corresponding to the current channel.
- Controls data conversion at the A/D Converter based on one of five different scan modes of operation.
- Controls data transfer from the A/D Converter to the FPGA's 16-bit serial shift register.
- Controls and updates the Mail Box buffer, New Data register, and Missed Data register.
- Stops data acquisition for Single Cycle Scan modes.
- · Provides external or internal trigger control.
- Controls the interval between data conversions.
- · Issues interrupt requests to the carrier.

INTERNAL CHANNEL POINTERS

Internal counters in the FPGA are used as pointers to: control the multiplexers for selection of the current channel's analog signal; select and set the current channel's Gain; and control update of the Mail Box RAM buffer. The start channel register controls the value at which these counters start and the end value register controls the maximum channel number which is reached.

In the continuous modes of operation these counters continuously cycle, in sequential order, from the defined start value to the defined end value. When the continuous mode of operation is halted by disabling the scan mode via the control register, the internal hardware counter remains at the count value reached when halted. Upon start of a new scan mode, via the software start convert bit or external trigger, the internal pointers are reinitialized. Thus, the first channel converted, upon restart of data conversions, will correspond to that set in the start value register.

A 16-bit serial shift register is implemented in the IP's FPGA. This serial shift register interfaces to the A/D Converter. A clock signal provided by the converter is used to serially shift the new data from the converter to the FPGA's 16-bit serial shift register. Use of the converter's clock signal (instead of an external clock) minimizes the danger of digital noise feeding through and corrupting the results of a conversion in process.

The converted data serially shifted, from the A/D Converter to the FPGA, represents the analog signal digitized in the previous convert cycle. That is, the A/D Converter transfers digitized analog input data to the FPGA one convert cycle after it has been digitized. Serially shifting of the 16-bits of digitized data to the FPGA and then writing to the Mail Box buffer is completed 8μ seconds after start of the convert cycle.

Upon initiation of an A/D convert cycle, the analog input data is digitized and stored into an internal A/D Converter buffer. Also during this cycle, the last converted data value is moved from the A/D Converter buffer to the FPGA's Mail Box Buffer. At this time, the New Data Available bit corresponding the previous converted channel is set in the FPGA register.

Understanding this sequence of events is important when using the External Trigger Only scan mode. The first digitized value received from the A/D Converter in External Trigger Only mode will not be written to the Mail Box buffer if the Start Convert bit is set prior to issuance of the first external trigger signal. This first value received from the A/D Converter is digitized data that has remained in the A/D Converter's buffer from a previous data acquisition session. Likewise, to update the Mail Box with the last desired digitized data value one additional convert cycle is required.

For all other scan modes the FPGA control logic will automatically discard the first digitized data value received from the A/D Converter. It is not written to the Mail Box buffer. In addition, the FPGA logic also automatically generates the required "flush" convert signals to obtain the last converted data value from the A/D Converter.

EXTERNAL TRIGGER

The external trigger connection is made via pin 49 of the P2 Field I/O Connector. For the Burst and Continuous scan modes the falling edge of the external trigger will start data acquisition which will then be controlled by the FPGA. For External Trigger Only mode, each falling edge of the external trigger causes a conversion at the A/D Converter. Once the external trigger signal has been driven low, it should remain low for minimum of 500n seconds.

TIMED PERIODIC TRIGGER CIRCUIT

Timed Periodic Triggering is provided by two programmable counters (an 8-bit Timer Prescaler and a 16-bit Conversion Timer). The Timer Prescaler is clocked by the 8MHz. board clock. The output of the Timer Prescaler counter is then used to clock the second counter (Conversion Timer). In this way, the two counters are cascaded to provide variable time periods anywhere from 8μ seconds to 2.0889 seconds. The output of the second counter is used to trigger the start of new A/D conversions for the Uniform Scan modes of operation. For the Burst Continuous mode, the interval between conversions of each channel is fixed at 15μ seconds. However, the interval between the group (burst) of channels can be controlled by the Interval Timer.

INTERRUPT CONTROL LOGIC

The IP330 can be configured to generate an interrupt after completion of conversion of a single channel or after conversion of a group of channels is completed. IP interrupt signal INTREQ0* is issued to the carrier to request an interrupt. An 8-bit interrupt service routine vector is provided during an interrupt acknowledge cycle on data lines D0 to D7. The interrupt release mechanism employed is ROAK (Release On AcKnowledge). The IP330 will release the INTREQ0* signal during an interrupt acknowledge cycle from the carrier.

5.0 SERVICE AND REPAIR

SERVICE AND REPAIR ASSISTANCE

Annual return of the IP330 to Acromag for recalibration of the reference (calibration) voltages is highly recommended. Corrected data accuracies depend heavily on the calibration voltages being within specification. Contact Acromag for technical details and procedures which can be followed to periodically recalibrate the reference voltages.

Surface-Mounted Technology (SMT) boards are generally difficult to repair. It is highly recommended that a non-functioning board be returned to Acromag for repair. The board can be easily damaged unless special SMT repair and service tools are used. Further, Acromag has automated test equipment that thoroughly checks the performance of each board. When a board is first produced and when any repair is made, it is tested, placed in a burnin room at elevated temperature, and retested before shipment.

Please refer to Acromag's Service Policy Bulletin or contact Acromag for complete details on how to obtain parts and repair.

PRELIMINARY SERVICE PROCEDURE

Before beginning repair, be sure that all of the procedures in Section 2, Preparation For Use, have been followed. Also, refer to the documentation of your carrier board to verify that it is correctly configured. Replacement of the module with one that is known to work correctly is a good technique to isolate a faulty module.

CAUTION: POWER MUST BE TURNED OFF BEFORE REMOVING OR INSERTING BOARDS

Acromag's Applications Engineers can provide further technical assistance if required. When needed, complete repair services are also available from Acromag.

6.0 SPECIFICATIONS

GENERAL SPECIFICATIONS

| Operating Temperatur | e0 to +70°C. |
|--------------------------------|-------------------------|
| | 40 to +85°C (E Version) |
| Relative Humidity ¹ | 5-95% non-condensing. |
| Storage Temperature | 25°C to +85°C. |
| | 40 to +85°C (E Version) |

Note

1. Circuit board is coated with a fungus resistant acrylic conformal coating.

| Physical Configuration | Single Industrial I/O Pack Module. |
|------------------------|------------------------------------|
| Length | 3.880 inches (98.5 mm). |
| Width | 1.780 inches (45.2 mm). |
| Board Thickness | 0.062 inches (1.59 mm). |
| Max Component Height | 0.314 inches (7.97 mm). |

Connectors:

| P1 (IP Logic Interface) | 50-pin female receptacle header |
|-------------------------|---------------------------------|
| | (AMP 173279-3 or equivalent). |
| P2 (Field I/O) | 50-pin female receptacle header |
| | (AMP 173279-3 or equivalent). |

Power Requirements:

| +5 Volts (±5%) | 30mA, Typical |
|--|---------------|
| | 40mA, Maximum |
| +12 Volts (±5%) from P1 | 14mA, Typical |
| | 20mA, Maximum |
| +15 Volts (\pm 5%) from P2 ² | |
| -12 Volts (±5%) from P1 | 11mA, Typical |
| | 15mA, Maximum |
| -15 Volts (±5%) from P2 ² | |

Note:

2. The +/-12 volt power supplies are normally supplied through P1 (logic interface connector). Optionally (jumper selectable on the IP), the user may connect external +/-15 volt supplies through the field I/O interface connector, P2.

Non-Isolated.....Logic and field commons have a direct electrical connection.

ANALOG INPUTS

Input Channels (Field Access).....32 Single-ended or 16 Differential Input Signal Type.......Voltage (Non-isolated). Input Ranges (DIP switch selectable):

Bipolar -5 to +5 Volts³ Bipolar -10 to +10 Volts^{3,4} Unipolar 0 to +5 Volts³ Unipolar 0 to +10 Volts^{3,4}

Notes

- 3. Range assumes the programmable gain is equal to one. Additional ranges are created with other gains. Divide the listed range by the programmable gain to determine the actual input range. Input signal ranges may actually fall short of reaching the specified endpoints due to hardware limitations. For example, if an input may reach zero volts or less, a bipolar input range should be selected.
- 4. These ranges can only be achieved with ± 15 Volt external power supplies. The input ranges will be clipped if ± 12 Volt supplies are used, typically to ± 8.5 Volt maximum inputs.

| Programmable Gains | .x1, x2, x4, x8. | |
|---|-------------------------------------|--|
| Input Overvoltage ProtectionVSS - 20 V to VDD + 40 V with | | |
| | Power ON. | |
| | -35 V to +55 Volts Power OFF | |
| Input Resistance | .1000 MΩ, Typical. | |
| Input Bias Current | .1nA., Typical. | |
| Common Mode | | |
| Rejection Ratio (60Hz)8 | 96 dB., Typical. | |
| Channel to Channel | | |
| Rejection Ratio (60Hz)8 | | |
| Resistance to RFI ⁸ | .Error is less than ±0.25% of FSR | |
| | with field strengths up to 10V/m at | |
| | frequencies of 27MHz, 151MHz, | |
| | 460MHz. per SAMA PMC 33.1 | |
| | test procedures | |
| Resistance to EMI ⁸ | Error is less than ±0.25% of FSR | |
| | under the influence of EMI from | |
| | switching solenoids, commutator | |
| | motors, and drill motors. | |
| | | |

(ADC) ADS7809U @25°C:

| ADC | Burr-Brown ADS7809U |
|---|--------------------------------|
| A/D Resolution | 16-bits. |
| Data Format | Binary 2's Complement and |
| | Straight Binary |
| No Missing Codes8 | No Missing Codes 15-bits ADC |
| A/D Integral Linearity Error ⁸ | ±1 LSB Typical, |
| | ±3 LSB Maximum ADC |
| Unipolar Zero Error ⁵ | ±5mV Maximum, for 0-10V Range, |
| | ±3mV Maximum for 0-5V Range. |
| Bipolar Offset Error ⁵ | ±10mV Maximum, for ±10V Range, |
| | ±5mV Maximum for ±5V Range. |
| Full Scale Frror ⁵ | +0.5% Maximum. |

(PGA) PGA206UA @25°C:

| PGA | Burr-Brown PGA206UA |
|-------------------------------|---------------------------------|
| PGA Linearity Error | ±0.005% Maximum (3.27 LSB) |
| Offset Error RTI ⁵ | ±1.0mV Typical, ±2.5mV Maximum. |
| | 0. 01% Typical, 0. 1% Maximum. |
| Note: | |

5. Software calibration eliminates these error components.

Programmable Calibration Voltages

| Calibration Signal | Ideal Value (Volts) | Maximum Tolerance ⁸ @25 ⁰ C (Volts) | Maximum Temperature Drift ⁶ (ppm/ ^O C) |
|-----------------------|---------------------------|---|--|
| Auto Zero | 0.0000 | ±0.000150 | 0 |
| CAL0 | 4.9000 | ±0.000228 | ±6 |
| CAL1 | 2.4500 | ±0.000228 | ±11 |
| CAL2 | 1.2250 | ±0.000228 | ±11 |
| CAL3 | 0.6125 | ±0.000228 | <u>±</u> 11 |

Note:

^{6.} Worst case temperature drift is the sum of the ±6 ppm/^OC * drift of the calibration voltage reference plus the ±5 ppm/^OC drift of the resistors in the voltage divider.

^{* ± 15} ppm/°C for "E" Version model.

This module meets or exceeds all

Maximum Overall Calibrated Error @ 25°C

The maximum corrected (i.e. calibrated) error is the worst case accuracy possible. It is the sum of error components due to ADC quantization of the low and high calibration signals, PGA and ADC linearity error, and the absolute errors of the recommended calibration voltages at 25°C.

| Input Range (Volts) | PGA Gain | ADC Range (Volts) | Max. Err ^{7,8,10} ±LSB (% Span) | Typ. Err ^{7,8,10} ±LSB (% Span) |
|---------------------------|-------------|-------------------------|--|--|
| -5 to +5 | 1 | -5 to +5 | 8.6 LSB | 2 LSB |
| | | | (0.013%) | (0.003%) |

Note:

7. A total of 256 input samples, autozero values, and calibration voltages were averaged with a throughput Rate of 67khz conversions/second. Follow the input connection recommendations of Section 2, because input noise and non-ideal grounds can degrade overall system accuracy. For critical applications multiple input samples should be averaged to improve performance. Accuracy versus temperature depends on the temperature coefficient of the calibration voltage.

| Settling Time (20V step) ⁸ | 3.5uS to 0.01%, Typical (PGA). |
|--|--------------------------------|
| A/D Conversion Time | 8uS Maximum |
| Conversion Rate | .125KHz Maximum |
| Recommended Conversion Rate ⁸ | 67KHz. |
| A/D Triggers | |
| Input Noise ^{8,9} | .2 LSB rms, Typical. |
| Temperature Coefficient | |
| Interrupt | Vectored Interrupt on end |
| | channel conversion or end of |
| | group of channel conversions. |

Note:

- Reference Test Conditions: Differential inputs, ±5V input range, PGA Gain = 1, Temperature 25°C, ±12V internal power supplies, 67K conversions/second, using Acromag's AVME9660 VMEbus IP carrier with a 5 inch shielded cable length connection to the field analog input signals.
- 9. A total of 2048 input samples were taken statistically, assuming a normal distribution, to determine the RMS value.
- Accuracy may be further improved by increasing the time between conversions (e.g. from 15μ seconds to 30μ seconds).

External Trigger Input/Output

| As An Input: | Must be an active low 5 volt logic |
|---------------|--------------------------------------|
| | TTL compatible, debounced signal |
| | referenced to analog common. |
| | Conversions are triggered on the |
| | falling edge of this trigger signal. |
| | Minimum pulse width 500n seconds |
| As An Output: | Active low 5 volt logic TTL |
| | compatible output is generated. |
| | The trigger pulse is low for a |
| | maximum of 500n seconds. |

| INDUSTRIAL I/O PACK COMPLIANCE | INDUSTRIAL | . I/O PACE | COMPLIA | NCE |
|--------------------------------|------------|------------|---------|-----|
|--------------------------------|------------|------------|---------|-----|

| Specification | written Industrial I/O Pack specifications per revision 0.7.1. |
|---------------------------------|--|
| Electrical/Mechanical Interface | |
| IP Data Transfer Cycle Types S | upported: |
| Input/Output (IOSel*) | .D16 or D08 read/write of data. |
| ID Read (IDSel*) | .32 x 8 ID PROM read on D0D7. |
| | as D16 or D08. |
| Interrupt Select (INTSel*) | 8-bits (D08) |
| . , , | Interrupt Vector Register contents |
| Access Times (8MHz Clock): | , |
| ID PROM Read | .1 wait state (375ns cycle). |
| I/O Space Read | .1 wait state (375ns cycle). |
| Mail Box I/O Space Read | 1 wait state typical (375ns cycle) |
| · | 6 wait states maximum if ongoing |
| | internal Mail Box write. |
| I/O Space Write | .1 wait state (375ns cycle). |
| Interrupt Select Read | ` , |
| | (5. 5/10 0)010). |

APPENDIX

Specification

CABLE: MODEL 5025-551-x (Shielded)

Type: Flat Ribbon Cable, 50-wires (female connectors at both ends). The '-x' suffix designates the length in feet (12 feet maximum). Choose shielded cable according to model number. The shielded cable is highly recommended for optimum performance with IP330 analog input module.

Application: Used to connect a Model 5025-552 termination panel to the AVME9630/9660 non-intelligent carrier board A-D connectors (both have 50-pin connectors).

Length: Last field of part number designates length in feet (user-specified, 12 feet maximum). It is recommended that this length be kept to a minimum to reduce noise and power loss.

Cable: 50-wire flat ribbon cable, 28 gage. Shielded cable model uses Acromag Part 2002-261 (3M Type 3476/50 or equivalent).

Headers (Both Ends): 50-pin female header with strain relief. Header - Acromag Part 1004-512 (3M Type 3425-6600 or equivalent). Strain Relief - Acromag Part 1004-534 (3M Type 3448-3050 or equivalent).

Keying: Headers at both ends have polarizing key to prevent improper installation.

Schematic and Physical Attributes: See Drawing 4501-463. Shipping Weight: 1.0 pound (0.5Kg) packaged.

RECOMMENDED SHIELDED CABLE (APC8600 High-Density)

A shielded cable for use with the APC8600 PC carrier is not available directly from Acromag but is strongly recommended. The following vendors' shielded ribbon cable and connector part number information is provided to facilitate construction of your own shielded cables.

Connector: The connector is a 50-pin, high-density (25mil pitch), female receptacle header (T& B Ansley Part 311-050302 or equivalent). The connector mates to the male connector (T&B Ansley Part 311-050072E or equivalent) on the APC8600 carrier board at one end of the cable and the APC8600 termination panel at the other end of the cable.

Cable: 50-wire flat ribbon cable, 30 gage, Shielded (T&B/Ansley Part 188-050 or equivalent).

TERMINATION PANEL: MODEL 5025-552

Type: Termination Panel For AVME9630/9660 Boards
Application: To connect field I/O signals to the Industrial I/O
Pack (IP). Termination Panel: Acromag Part 4001-040
(Phoenix Contact Type FLKM 50). The 5025-552 termination
panel facilitates the connection of up to 50 field I/O signals and
connects to the AVME9630/9660 3U/6U non-intelligent carrier
boards (A-D connectors only) via a flat ribbon cable (Model
5025-551-x). The A-D connectors on the carrier board connect
the field I/O signals to the P2 connector on each of the Industrial
I/O Pack modules. Field signals are accessed via screw
terminal strips. The terminal strip markings on the termination
panel (1-50) correspond to P2 (pins 1-50) on the Industrial I/O
Pack (IP). Each Industrial I/O Pack (IP) has its own unique P2
pin assignments. Refer to the IP module manual for correct
wiring connections to the termination panel.

Schematic and Physical Attributes: See Drawing 4501-464. Field Wiring: 50-position terminal blocks with screw clamps. Wire range 12 to 26 AWG.

Connections to AVME9630/9660: P1, 50-pin male header with strain relief ejectors. Use Acromag 5025-551-x cable to connect panel to VME board. Keep cable as short as possible to reduce noise and power loss.

Mounting: Termination panel is snapped on the DIN mounting rail. Printed Circuit Board: Military grade FR-4 epoxy glass circuit board, 0.063 inches thick.

Operating Temperature: -40°C to +100°C. Storage Temperature: -40°C to +100°C.

Shipping Weight: 1.25 pounds (0.6kg) packaged.

TERMINATION PANEL: MODEL 5029-910

Type: Screw-Terminal Termination Panel For Acromag APC8600 PC/AT ISA bus Carrier Boards.

Application: This panel converts the high-density ribbon-cable connectors coming from the APC8600 carrier board to screw terminals, for direct-wired interfaces. This panel facilitates the connection of up to 50 field I/O signals and connects to the APC8600 PC/AT ISA bus carrier board via high-density (25-mil pitch) flat ribbon cable and connectors. The A & B connectors on the carrier board connect the field I/O signals to the P2 connector on each of the Industrial I/O Pack modules. Field signals are accessed via screw terminal strips. Each Industrial I/O Pack (IP) has its own unique P2 pin assignments. Refer to the IP module manual for correct wiring connections to the termination panel.

Field Wiring: 50-position terminal blocks with screw clamps. Wire range 12 to 26 AWG.

Connections to APC8600: P1, 50-pin, high-density male header with strain relief.

Mounting: Termination Panel includes mounting holes.

Printed Circuit Board: Military grade FR-4 epoxy glass circuit board, 0.063 inches thick.

Operating Temperature: -40°C to +85°C. Storage Temperature: -55°C to +125°C.

Shipping Weight: 1.25 pounds (0.6kg) packaged.

TRANSITION MODULE: MODEL TRANS-GP

Type: Transition module for AVME9630/9660 boards.

Application: To repeat field I/O signals of IP modules A through D for rear exit from VME card cages. This module is available for use in card cages which provide rear exit for I/O connections via transition modules (transition modules can only be used in card cages specifically designed for them). It is a double-height (6U), single-slot module with front panel hardware adhering to the VMEbus mechanical dimensions, except for shorter printed circuit board depth. Connects to Acromag termination panel 5025-552 from the rear of the card cage, and to AVME9630/9660 boards within card cage, via flat 50-pin ribbon cable (cable Model 5025-551-X).

Schematic and Physical Attributes: See Drawing 4501-465.
Field Wiring: 100-pin header (male) connectors (3M 3433-D303 or equivalent) employing long ejector latches and 30 micron gold in the mating area (per MIL-G-45204, Type II, Grade C).
Connects to Acromag termination panel 5025-552 from the rear of the card cage via flat 50-pin ribbon cable (cable Model 5025-551-X).

Connections to AVME9630/9660: 50-pin header (male) connectors (3M 3433-1302 or equivalent) employing long ejector latches and 30 micron gold in the mating area (per MIL-G-45204, Type II, Grade C). Connects to AVME9630/9660 boards within the card cage via flat 50-pin ribbon cable (cable Model 5025-551-X).

Mounting: Transition module is inserted into a 6U-size, single-width slot at the rear of the VMEbus card cage.

Printed Circuit Board: Six-layer, military-grade FR-4 epoxy glass circuit board, 0.063 inches thick.

Operating Temperature: -40°C to +85°C. Storage Temperature: -55°C to +105°C.

Shipping Weight: 1.25 pounds (0.6Kg) packaged.













